

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M5V1B008J-10,-12,-15

1048576-BIT (131072-WORD BY 8-BIT) BICMOS STATIC RAM

DESCRIPTION

The M5M5V1B008 is a family of 131072-word by 8-bit static RAMs, fabricated with the high-performance BiCMOS process and designed for high-speed application. These devices operate on a single 3.3V supply, and are directly LVTTTL (Low Voltage TTL) compatible. They include a power-down feature as well.

FEATURES


- Fast access time
 - M5M5V1B008J-10 10ns(max)
 - M5M5V1B008J-12 12ns(max)
 - M5M5V1B008J-15 15ns(max)
- Low power dissipation
 - Active 450mW(typ)
 - Stand by 50mW(typ)
- Power down by \bar{S}
- Single 3.3V power supply
- Fully static operation
- Requires neither external clock nor refreshing
- All inputs and outputs are directly LVTTTL compatible
- Easy memory expansion by chip-select (\bar{S}) input
- Output enable (\bar{OE}) prevents data contention in the I/O bus
- All address inputs are changeable with each other

APPLICATION

High-speed memory systems

FUNCTION


A write operation is executed during the \bar{S} low, and \bar{W} low overlap time. In this period, address signals must be stable. When \bar{W} is low, the DQ terminal is maintained in the high impedance state.



In a read operation, after setting \bar{W} to high, \bar{S} to low and \bar{OE} to low if the address signals are stable, the data is available at the DQ terminal.

When \bar{S} is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Signal \bar{S} controls the power-down feature. When \bar{S} goes high, power dissipation is reduced extremely. The access time from \bar{S} is equivalent to the address access time.



M5M5V1B008J-10,-12,-15

1048576-BIT (131072-WORD BY 8-BIT) BICMOS STATIC RAM

MODE SELECTION

S	W	OE	Mode	Data input/output	Icc
H	X	X	Non selection	High-impedance	Stand by
L	X	X	Non selection	High-impedance	Active
L	L	X	Write	Din	Active
L	H	L	Read	Dout	Active
L	H	H		High-impedance	Active

H: VIH L: VIL X: VIH or VIL

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	- 2.0* ~ 4.6	V
Vi	Input voltage		- 2.0* ~ Vcc + 0.5 (max 4.6)	v
Vo	Output voltage		- 2.0* ~ Vcc	V
Pd	Maximum power dissipation		1	W
Topr	Operating temperature		0~70	°C
Tstg(bias)	Storage temperature (bias)		- 10~85	°C
Tstg	Storage temperature		- 65~150	°C

* Pulse width ≤ 10ns, In case of DC: - 0.5V

DC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 3.3V ± 0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
VIH	High-level input voltage		2.0		Vcc+0.3	V
VIL	Low-level input voltage		- 0.3*		0.8	V
VOH	High-level output voltage	IOH = - 2mA IOH = - 0.1mA	2.4		Vcc-0.2	V
VOL	Low-level output voltage	IOL = 2mA IOL = 0.1mA			0.4 0.2	V
Ii	Input current	Vi = 0~Vcc			2	µA
IoZ	Off-state output current	Vi(s) = VIH, Vo = 0~Vcc			10	µA
Icc1	Supply current from Vcc	Vi(s) = VIL Output open	AC(10ns cycle) AC(12ns cycle) AC(15ns cycle) DC		185 175 150 90 115	mA
Icc2	Stand by current	Vi(s) = VIH	AC(10ns cycle) AC(12, 15ns cycle) Other Vi ≥ VIH or ≤ VIL		60 50 50	mA
Icc3	Stand by current	Vi(s) = Vcc - 0.2V Other Vi ≤ 0.2V or Vi ≥ Vcc - 0.2V			10	mA

Note 1. Current flow into an IC is positive, out is negative. * - 2.0V in case of AC(Pulse width ≤ 10ns)

CAPACITANCE

Symbol	Parameter	Test conditions	Limits		Unit
			Min	Max	
Ci	Input capacitance	Vi = GND, Vi = 25mVrms, f = 1MHz		6	pF
Co	Output capacitance	Vo = GND, Vo = 25mVrms, f = 1MHz		8	pF

AC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 3.3V ± 0.3V, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

- Input pulse levels VIH = 2.8V, VIL = 0V
- Input rise and fall time 3ns
- Input timing reference levels VIH = 1.4V, VIL = 1.4V
- Output timing reference levels VOH = 1.4V, VOL = 1.4V
- Output loads Fig.1, Fig.2




Fig.1 Output load

Fig. 2 Output load for ten, tdis

M5M5V1B008J-10,-12,-15


1048576-BIT (131072-WORD BY 8-BIT) BICMOS STATIC RAM

(2) READ CYCLE


Symbol	Parameter	Limits						Unit
		M5M5V1B008-10		M5M5V1B008-12		M5M5V1B008-15		
		Min	Max	Min	Max	Min	Max	
tCR	Read cycle time	10		12		15		ns
t _a (A)	Address access time		10		12		15	ns
t _a (S)	Chip select access time		10		12		15	ns
t _a (OE)	Output enable access time		5		6		8	ns
t _v (A)	Data valid time after address change	4		4		4		ns
t _{en} (S)	Output enable time from(S)	4		4		4		ns
t _{en} (OE)	Output enable time from(OE)	3		3		3		ns
t _{dis} (S)	Output disable time from(S)	0	5	0	6	0	7	ns
t _{dis} (OE)	Output disable time from(OE)	0	5	0	6	0	7	ns
t _{PU}	Power-up time after chip selection	0		0		0		ns
t _{PD}	Power-down time after chip selection		10		12		15	ns

(3) TIMING DIAGRAMS FOR READ CYCLE

Read cycle 1



Read cycle 2 (Note 2)



Note 2. Addresses valid prior to or coincident with CS transition low.
 Note 3. Transition is measured ±500mV from steady state voltage with specified loading in Figure 2.
 Note 4. Hatching indicates the state is don't care.

M5M5V1B008J-10,-12,-15


1048576-BIT (131072-WORD BY 8-BIT) BICMOS STATIC RAM

(4) WRITE CYCLE

Symbol	Parameter	Limits						Unit
		M5M5V1B008-10		M5M5V1B008-12		M5M5V1B008-15		
		Min	Max	Min	Max	Min	Max	
t _{cw}	Write cycle time	10		12		15		ns
t _{su(S)}	Chip select setup time	9		10		12		ns
t _{su(A)1}	Address setup time(\bar{W})	0		0		0		ns
t _{su(A)2}	Address setup time(\bar{S})	0		0		0		ns
t _{w(W)}	Write pulse width	9		10		12		ns
t _{rec(W)}	Write recovery time	0		0		0		ns
t _{su(D)}	Data setup time	5		6		7		ns
t _{h(D)}	Data hold time	0		0		0		ns
t _{dis(W)}	Output disable time from(\bar{W})	0	5	0	6	0	7	ns
t _{dis(OE)}	Output disable time from(\bar{OE})	0	5	0	6	0	7	ns
t _{en(W)}	Output enable time from(\bar{W})	0		0		0		ns
t _{en(OE)}	Output enable time from(\bar{OE})	0		0		0		ns
t _{su(A-\bar{W})}	Address to \bar{W} high	9		10		12		ns
t _{su(A-\bar{S})}	Address to \bar{S} high	9		10		12		ns

(5) TIMING DIAGRAMS FOR WRITE CYCLE


Write cycle 1 (\bar{W} control mode)



M5M5V1B008J-10,-12,-15

1048576-BIT (131072-WORD BY 8-BIT) BICMOS STATIC RAM

Write cycle 2 (\bar{S} control mode)



Note 5. When the falling edge of \bar{W} is simultaneous or prior to the falling edge of \bar{S} , the output is maintained in the high impedance.

6. Don't apply inverted phase signal externally when DQ pin is output mode.