



PRELIMINARY

**CY7C106D
CY7C1006D**

1-Mbit (256K x 4) Static RAM

Features

- Pin- and function-compatible with CY7C106B/CY7C1006B
- High speed
 - $t_{AA} = 10 \text{ ns}$
- CMOS for optimum speed/power
- Low active power
 - $I_{CC} = 60 \text{ mA @ } 10 \text{ ns}$
- Low CMOS standby power
 - $I_{SB2} = 3.0 \text{ mA}$
- Data Retention at 2.0V
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Available in Pb-Free packages

Functional Description^[1]


The CY7C106D and CY7C1006D are high-performance CMOS static RAMs organized as 262,144 words by 4 bits. Easy memory expansion is provided by an active LOW Chip Enable (\overline{CE}), an active LOW Output Enable (\overline{OE}), and tri-state drivers. These devices have an automatic power-down feature that reduces power consumption by more than 65% when the devices are deselected.

Writing to the devices is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the four I/O pins (I/O_0 through I/O_3) is then written into the location specified on the address pins (A_0 through A_{17}).

Reading from the devices is accomplished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the four I/O pins.

The four input/output pins (I/O_0 through I/O_3) are placed in a high-impedance state when the devices are deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), or during a write operation (\overline{CE} and \overline{WE} LOW).

The CY7C106D is available in a standard 400-mil-wide Pb-Free SOJ; the CY7C1006D is available in a standard 300-mil-wide Pb-Free SOJ.



Note:
1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.

Selection Guide

	CY7C106D-10 CY7C1006D-10	CY7C106D-12 CY7C1006D-12
Maximum Access Time (ns)	10	12
Maximum Operating Current (mA)	60	50
Maximum Standby Current (mA)	3	3



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature -65°C to +150°C
- Ambient Temperature with Power Applied..... -55°C to +125°C
- Supply Voltage on V_{CC} Relative to GND^[2] -0.5V to +7.0V
- DC Voltage Applied to Outputs in High-Z State^[2] -0.5V to V_{CC} + 0.5V
- DC Input Voltage^[2]..... -0.5V to V_{CC} + 0.5V

- Current into Outputs (LOW)..... 20 mA
- Static Discharge Voltage > 2001V (per MIL-STD-883, Method 3015)
- Latch-up Current..... > 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Industrial	-45°C to +85°C	

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	7C106D-10 7C1006D-10		7C106D-12 7C1006D-12		Unit
			Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA		0.4		0.4	V
V _{IH}	Input HIGH Voltage		2.0	V _{CC} + 0.3	2.0	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ^[2]		-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}	-1	+1	-1	+1	μA
I _{OZ}	Output Leakage Current	GND ≤ V _I ≤ V _{CC} , Output Disabled	-1	+1	-1	+1	μA
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND		-300		-300	mA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC}		60		50	mA
I _{SB1}	Automatic CE Power-Down Current — TTL Inputs	Max. V _{CC} , CE ≥ V _{IH} , V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}		10		10	mA
I _{SB2}	Automatic CE Power-Down Current — CMOS Inputs	Max. V _{CC} , CE ≥ V _{CC} - 0.3V, V _{IN} ≥ V _{CC} - 0.3V or V _{IN} ≤ 0.3V, f=0		3		3	mA

Capacitance^[4]


Parameter	Description	Test Conditions	Max.	Unit
C _{IN} : Addresses	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	7	pF
C _{IN} : Controls			10	pF
C _{OUT}			Output Capacitance	10

Thermal Resistance^[4]


Parameter	Description	Test Conditions	All-Packages	Unit
Θ _{JA}	Thermal Resistance (Junction to Ambient) ^[4]	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	TBD	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case) ^[4]		TBD	°C/W

Notes:



2. V_{IL} (min.) = -2.0V and V_{IH} (max) = V_{CC} + 2V for pulse durations of less than 20 ns.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

AC Test Loads and Waveforms
10-ns Device


* CAPACITIVE LOAD CONSISTS OF ALL COMPONENTS OF THE TEST ENVIRONMENT

12 -ns Devices


INCLUDING JIG AND SCOPE


High-Z Characteristics


INCLUDING JIG AND SCOPE

Equivalent to: THEVENIN EQUIVALENT
 167Ω
 OUTPUT $1.73V$

Switching Characteristics Over the Operating Range^[5]

Parameter	Description	7C106D-10 7C1006D-10		7C106D-12 7C1006D-12		Unit
		Min.	Max.	Min.	Max.	
Read Cycle						
$t_{power}^{[6]}$	V_{CC} (typical) to the first access	100		100		μs
t_{RC}	Read Cycle Time	10		12		ns
t_{AA}	Address to Data Valid		10		12	ns
t_{OHA}	Data Hold from Address Change	3		3		ns
t_{ACE}	\overline{CE} LOW to Data Valid		10		12	ns
t_{DOE}	\overline{OE} LOW to Data Valid		5		6	ns
t_{LZOE}	\overline{OE} LOW to Low Z	0		0		ns
t_{HZOE}	\overline{OE} HIGH to High Z ^[7, 8]		5		6	ns
t_{LZCE}	\overline{CE} LOW to Low Z ^[8]	3		3		ns
t_{HZCE}	\overline{CE} HIGH to High Z ^[7, 8]		5		6	ns
t_{PU}	\overline{CE} LOW to Power-Up	0		0		ns
t_{PD}	\overline{CE} HIGH to Power-Down		10		12	ns
Write Cycle^[9, 10]						
t_{WC}	Write Cycle Time	10		12		ns
t_{SCE}	\overline{CE} LOW to Write End	8		10		ns
t_{AW}	Address Set-Up to Write End	7		10		ns
t_{HA}	Address Hold from Write End	0		0		ns

Notes:



- Tested initially and after any design or process changes that may affect these parameters.
- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access can be performed.
- t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
- The internal write time of the memory is defined by the overlap of \overline{CE} and \overline{WE} LOW. \overline{CE} and \overline{WE} must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
- The minimum write cycle time for Write Cycle No. 3 (\overline{WE} controlled, \overline{OE} LOW) is the sum of t_{HZWE} and t_{SD} .

Switching Characteristics Over the Operating Range^[5]



Parameter	Description	7C106D-10 7C1006D-10		7C106D-12 7C1006D-12		Unit
		Min.	Max.	Min.	Max.	
t_{SA}	Address Set-Up to Write Start	0		0		ns
t_{PWE}	\overline{WE} Pulse Width	7		10		ns
t_{SD}	Data Set-Up to Write End	6		7		ns
t_{HD}	Data Hold from Write End	0		0		ns
t_{LZWE}	\overline{WE} HIGH to Low Z ^[8]	3		2		ns
t_{HZWE}	\overline{WE} LOW to High Z ^[7, 8]		6		6	ns

Data Retention Characteristics Over the Operating Range



Parameter	Description	Conditions	Min.	Max.	Unit
V_{DR}	V_{CC} for Data Retention		2.0		V
I_{CCDR}	Data Retention Current	Non-L, Com'l / Ind'l		3	mA
		L-Version Only		1.2	mA
$t_{CDR}^{[4]}$	Chip Deselect to Data Retention Time	$V_{CC} = V_{DR} = 2.0V$, $CE \geq V_{CC} - 0.3V$, $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$	0		ns
$t_R^{[11, 12]}$	Operation Recovery Time		t_{RC}		ns

Data Retention Waveform

Switching Waveforms
Read Cycle No.1^[13, 14]

Notes:

11. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \geq 50 \mu s$ or stable at $V_{CC(min.)} \geq 50 \mu s$.
12. $t_r \leq 3$ ns for all speeds.
13. Device is continuously selected, \overline{OE} and $\overline{CE} = V_{IL}$.
14. \overline{WE} is HIGH for read cycle.

Switching Waveforms (continued)
Read Cycle No. 2 (\overline{OE} Controlled)^[14, 15]

Write Cycle No. 1 (\overline{CE} Controlled)^[16, 17]

Notes:

- 15. Address valid prior to or coincident with \overline{CE} transition LOW.
- 16. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high-impedance state.
- 17. Data I/O is high impedance if $\overline{OE} = V_{IH}$.

Switching Waveforms (continued)
Write Cycle No. 2 (\overline{WE} Controlled, \overline{OE} HIGH During Write)^[16, 17]

Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW)^[10, 17]

Truth Table

\overline{CE}	\overline{OE}	\overline{WE}	Input/Output	Mode	Power
H	X	X	High Z	Power-Down	Standby (I_{SB})
L	L	H	Data Out	Read	Active (I_{CC})
L	X	L	Data In	Write	Active (I_{CC})
L	H	H	High Z	Selected, Outputs Disabled	Active (I_{CC})


Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C106D-10VXC	V28	28-Lead (400-Mil) Molded SOJ (Pb-Free)	Commercial
	CY7C1006D-10VXC	V21	28-Lead (300-Mil) Molded SOJ (Pb-Free)	
	CY7C106D-10VXI	V28	28-Lead (400-Mil) Molded SOJ (Pb-Free)	Industrial
	CY7C1006D-10VXI	V21	28-Lead (300-Mil) Molded SOJ (Pb-Free)	
12	CY7C106D-12VXC	V28	28-Lead (400-Mil) Molded SOJ (Pb-Free)	Commercial
	CY7C1006D-12VXC	V21	28-Lead (300-Mil) Molded SOJ (Pb-Free)	
	CY7C106D-12VXI	V28	28-Lead (400-Mil) Molded SOJ (Pb-Free)	Industrial
	CY7C1006D-12VXI	V21	28-Lead (300-Mil) Molded SOJ (Pb-Free)	


Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.

Package Diagrams
28-Lead (300-Mil) Molded SOJ V21

DIMENSIONS IN INCHES

 MIN.
MAX.


51-85031-B

Package Diagrams (continued)
28-Lead (400-Mil) Molded SOJ V28


All product and company names mentioned in this document may be the trademarks of their respective holders.

Document History Page

Document Title: CY7C106D, CY7C1006D 1-Mbit (256K x 4) Static RAM (Preliminary)				
Document Number: 38-05459				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance information data sheet for C9 IPP
*A	233693	See ECN	RKF	I _{CC} , I _{SB1} , I _{SB2} Specs are modified as per EROS (Spec # 01-2165) Pb-free offering in the 'ordering information'
*B	262950	See ECN	RKF	Added T _{power} Spec in Switching Characteristics table Shaded 'Ordering Information'
*C	307596	See ECN	RKF	Reduced Speed bins to -10 and -12 ns