							REVI	SION	RECO	JKD									
REV							DESC	CRIPT	ION									DAT	Έ
0	INI	FIAL RELE	ASE															06/12	/96
А		PAGE 2, A																12/12	/97
	•																		
	•																		
		PARAGRAPH 4.5.1, SOURCE INSPECTION WAS REDEFINED.																	
	• PAGE 8, CHANGE TO FIGURE 3, PACKAGE TYPE FROM "CERPAK" TO "FLATPACK, GLASS																		
		SEAL".												-	a	T 1 9 9			
		PAGE 9, C SEAL".	CHANGE 1	OFIC	URE (5, PAC	CKAGE	ETYP	E FRC	M "CI	ERPA	.K‴ T() "FLA	TPA	CK, G	LASS			
В		PAGE 4, A				PHS 4	.1 ANI	D 4.1.	1 TAK	ING E	XCEI	PTION	I TO A	NAL	YSIS	OF		03/24	/98
С		CATASTR PAGE 6, 7,		-		IANG	ED θia	AND	θic.									09/28	/99
D		PAGE 3, P					3			S 1, 2.	AND	3 REM	MOVE	D.				11/17	
		PAGE 4, P								, ,					I" TO	"ANI			
		AS SPECIE			·														
		PARAGRA	PH 3.9, A	DDED	"HER	EIN"	AFTE	R "TA	BLE I	I", LIN	Е2.								
		PAGE 5, P											Е2.						
		PARAGRA	,							,									
		PARAGRA																	
		11A OF M																	
		PAGE 6, P																	
		TABLE IV	OF MIL-S	TD-88	37 10	"ALL	. FOOI	INOT	ES PE	RTAIN	ING	TOT	ABLE	IV IN	MIL-	STD-			
Е		883'.		TIT			170	00/00/					a 100	CAN T				08/15	/00
Е		PAGE 9, C 0JA=225°C									AJC	10.01	C=401	C/W F	ROM			00/13/	00
		0JA - 22JC		JC-10	5 C/ W	I LK I	ACKA	AOL L	noin	LLK.									
	RF	VISION	RECO)RD	AN	D DI	ESCI	RIP			DNT	INU	ED (<u>ON</u>	NEX	т Р	AGF	5.	
	RF	VISION														KT P	AGI	E.	
DEVIS			CAUT	ION:	ELE	CTR	OSTA	TIC	DISC	HAR	GE SI	ENSI	TIVE	PAR	T		•		17
REVIS	SION	PAGE N	CAUT 0. 1	ION: 2	ELE	CTRO 4	OSTA 5	TIC 1 6	DISC 7	HAR(GE S 9	ENSI 10	TIVE 11	PAR 12	T	14	15	16	17
INDE	SION EX	PAGE N REVISIO	CAUT O. 1 DN L	ION: 2 L	ELE	CTR	OSTA	TIC	DISC	HAR	GE SI	ENSI	TIVE	PAR	T		•		17 L
INDE REVIS	SION EX SION	PAGE N REVISIC PAGE N	CAUT O. 1 DN L O. 18	ION: 2 L 19	ELE	CTRO 4	OSTA 5	TIC 1 6	DISC 7	HAR(GE S 9	ENSI 10	TIVE 11	PAR 12	T	14	15	16	
	SION EX SION	PAGE N REVISIO	CAUT O. 1 DN L O. 18	ION: 2 L	ELE	CTRO 4	OSTA 5	TIC 1 6	DISC 7	HAR(GE S 9 L	ENSI 10 L	TIVE 11 L	PAR 12 L	T 13 L	14 L	15 L	16 L	
INDE REVIS	SION EX SION	PAGE N REVISIC PAGE N	CAUT O. 1 DN L O. 18 DN L	ION: 2 L 19	ELE	CTRO 4	OSTA 5	TIC 1 6	DISC 7	HAR(GE S 9 L	ENSI 10 L EAR 1	TIVE 11 L FECH	PAR 12 L	T 13 L OGY	14 L CORE	15 L PORAT	16 L	
INDE REVIS	SION EX SION	PAGE N REVISIC PAGE N	CAUT O. 1 DN L O. 18 DN L ORIG 0	ION: 2 L 19	ELE	CTRO 4	OSTA 5	TIC 1 6	DISC 7	HARC 8 L	GE S 9 L	ENSI 10 L EAR 1	TIVE 11 L	PAR 12 L	T 13 L OGY	14 L CORE	15 L PORAT	16 L	
INDE REVIS	SION EX SION	PAGE N REVISIC PAGE N	CAUT O. 1 DN L O. 18 DN L ORIG DSGN	ION: 2 L 19	ELE	CTRO 4	OSTA 5	TIC 1 6	DISC 7	HAR(GE S 9 L	ENSI 10 L EAR 7 M	TIVE 11 L FECH	PAR 12 L NOLO	T 13 L OGY (CALI)	14 L CORI FORN	15 L PORAT	16 L	
INDE REVIS	SION EX SION	PAGE N REVISIC PAGE N	CAUT O. 1 DN L O. 18 DN L ORIG DSGN ENGR	ION: 2 L 19	ELE	CTRO 4	OSTA 5	TIC 1 6	DISC 7	HARC 8 L	GE S 9 L LIN LE:	ENSI 10 L EAR 7 M	TIVE 11 L FECH	PAR 12 L NOLO TAS, O	T 13 L OGY CALI	14 L CORI FORN	15 L PORATIA	16 L	
INDE REVIS	SION EX SION	PAGE N REVISIC PAGE N	CAUT O. 1 DN L O. 18 DN L ORIG DSGN ENGR MFG	ION: 2 L 19	ELE	CTRO 4	OSTA 5	TIC 1 6	DISC 7	HARC 8 L	GE S 9 L LIN LE:	ENSI 10 L EAR 7 M	TIVE 11 L FECH	PAR 12 L NOLO TAS, O	T 13 L OGY CALI	14 L CORI FORN	15 L PORAT	16 L	
INDE REVIS	SION EX SION	PAGE N REVISIC PAGE N	CAUT O. 1 DN L O. 18 DN L ORIG DSGN ENGR	ION: 2 L 19	ELE	CTRO 4	OSTA 5	TIC 1 6	DISC 7	HARC 8 L	GE SI 9 L LIN	ENSI 10 L EAR 7 M H101A	TIVE 11 L FECH	PAR 12 L NOLO TAS, O CIRC RATI	T 13 L OGY CALII CALII	14 L CORI FORN LINE L AM	15 L PORATIA	16 L FION ER	
INDE REVIS	SION EX SION	PAGE N REVISIC PAGE N	CAUTO.1DNLO.18DNLORIGDSGNENGRMFGCM	ION: 2 L 19	ELE	CTRO 4	OSTA 5	TIC 1 6	DISC 7	HAR(8 L TITI	GE SI 9 L LIN	ENSI 10 L EAR 7 M H101A	TIVE 11 L FECH ILPIT ICRO	PAR 12 L NOLO TAS, O CIRC RATI	T 13 L OGY (CALI) CALI CUIT, 7 IONA	14 L CORI FORN LINE L AM	15 L PORAT IA AR, PLIFI	16 L FION ER	L

FOR OFFICIAL USE ONLY

LINEAR TECHNOLOGY CORPORATION

	REVISION RECORD								
REV									
REV F	 DESCRIPTION PAGE 3: PARAGRAPH 3.2.1 ADDED "OPTION 1", PARAGRAPH 3.2.2, ADDED "OPTION 2", PARAGRAPH 3.2.3, ADDED "OPTION 3". PAGE 4: PARAGRAPH 3.4, NOTES AT INPUT VOLTAGE AND OUTPUT SHORT CIRCUIT DURATION ARE CHANGED FROM NOTES 1 AND 2 TO NOTES B AND C. PARAGRAPH 3.6, TABLE II CHANGED TO TABLE II. PARAGRAPH 3.7, TABLE II CHANGED TO TABLE II. PARAGRAPH 3.7, TABLE II CHANGED TO TABLE II. PARAGRAPH 3.9, TABLE II CHANGED TO TABLE II. PARAGRAPH 3.10.3, ADDED "DEVICE OPTIONS 1, 2, AND 3" TO LINE 1. PARAGRAPH 3.11.1 WAS CHANGED FROM "dosage rate of approximately 20 Rads per second" TO "dosage rate of less than or equal to 10 Rads per second". PAGE 5: PARAGRAPHS 4.1 THROUGH 4.4.2.1 CHANGES WERE DONE TO CLARIFY GROUP SAMPLING. PAGE 6: PARAGRAPHS 4.6.2 THROUGH 4.6.4 WERE RE-WRITTEN. THESE DATA PROVIDED, AND DATA AVAILABLE. PARAGRAPH 4.6.10 NOTE, ADDED FURTHER EXPLANATION OF MINIMUM DELIVERED DATA. PAGES 7 THROUGH 17, ALL FIGURE TITLES CHANGED TO HAVE DEVICE OPTIONS AND PACKAGE TYPES AT TOP OF PAGE, AND HAVE ALL FIGURES AT BOTTOM OF PAGE. PAGE 8: CASE OUTLINE REVISED. LEAD DIMENSION CHANGED FROM .068 TO 0.065. PAGE 9: CASE OUTLINE UPDATED TO MIL-STD-1835B. PAGE 10, MOVED FIGURES TO BETTER FIT THE PAGE. 	DATE 10/30/02							
G	PAGE 9: CASE OUTLINE DRAWING CHANGED PIN 1 NOTCH MOVED TO INSIDE LEAD LOCATION.	05/19/03							
Н	PAGE 4: CHANGED INITIAL RATE OF RADS TO 240 RADS/SEC.	03/15/06							
J	 PAGE 5, CHANGED IN BOTH PARAGRAPHS 4.2, 4.3 IN CONJUNCTION TO 3.3 CHANGED TO 3.4 AND PARAGRAPH 4.3 CHANGED 3.1.1 TO 3.1 AND 3.2.1 TO 3.1.1 PAGE 4, PARAGRAPH 3.10.3 ADDED OPTION 3 IS ALLOY 42 FOR FLATPACK. 	10/11/07							
K	 PAGE 4, PARAGRAPH 3.10.3 CHANGED OPTION 2 TO ALLOY 42 PACKAGE REQUIREMENT. PAGE 5, PARAGRAPH 3.11.1 CHANGED VERBIAGE. 	04/29/08							
L	 PAGE 5, PARAGRAPH 4.4.2 CHANGED VERBIAGE. PAGE 9, FIGURE 3 NOTE 2 ADDED TO LEAD THICKNESS. 	05/27/08							

1.0 SCOPE:

1.1 This specification defines the performance and test requirements for a microcircuit processed to a space level manufacturing flow.

2.0 APPLICABLE DOCUMENTS:

2.1 Government Specifications and Standards: the following documents listed in the Department of Defense Index of Specifications and Standards, of the issue in effect on the date of solicitation, form a part of this specification to the extent specified herein.

SPECIFICATIONS:

MIL-PRF-38535	Integrated Circuits (Microcircuits) Manufacturing, General Specification for
MIL-STD-883	Test Method and Procedures for Microcircuits
MIL-STD-1835	Microcircuits Case Outlines

2.2 Order of Precedence: In the event of a conflict between the documents referenced herein and the contents of this specification, the order of precedence shall be this specification, MIL-PRF-38535 and other referenced specifications.

3.0 **REQUIREMENTS**:

- 3.1 General Description: This specification details the requirements for the RH101A Operational Amplifier, processed to space level manufacturing flow.
- 3.2 Part Number:
 - 3.2.1 Option 1 RH101AH (TO5 Metal Can, 8 Leads)
 - 3.2.2 Option 2 RH101AJ8 (Ceramic Dip, 8 Leads)
 - 3.2.3 Option 3 RH101AW (Glass Sealed Flatpack, 10 Leads)
- 3.3 Part Marking Includes:
 - a. LTC Logo
 - b. LTC Part Number (See Paragraph 3.2)
 - c. Date Code
 - d. Serial Number
 - e. ESD Identifier per MIL-PRF-38535, Appendix A

LINEAR TECHNOLOGY CORPORATION

3.4 The Absolute Maximum Ratings:

Supply Voltage						<u>+</u> 22V
Differential Input Voltage						
Input Voltage <u>B/</u> · · · · ·						<u>+</u> 15V
Output Short Circuit Duration <u>C</u> /	•					Indefinite
Operating Temperature Range	•					-55°C to +125°C
Maximum Junction Temperature						+150°C
Storage Temperature Range					•	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)						+300°C

- \underline{B} / For supply voltages less than \pm 15V, the maximum input voltage is equal to the supply voltage.
- \underline{C} / The output may be shorted to ground or either power supply indefinitely, provided the case temperature is below +125°C.
- 3.5 Electrostatic discharge sensitivity, ESDS, shall be Class 1.
- 3.6 Electrical Performance Characteristics: The electrical performance characteristics shall be as specified in Table I and **Table II.**
- 3.7 Electrical Test Requirements: Screening requirements shall be in accordance with 4.1 herein, MIL-STD-883, Method 5004, and as specified in **Table IV** herein.
- 3.8 Burn-In Requirement:
 - 3.8.1 Option 1 (TO5): Static Burn-In, Figure 7; Dynamic Burn-In, Figure 8
 - 3.8.2 Option 2 (Ceramic Dip): Static Burn-In, Figure 9; Dynamic Burn-In, Figure 10
 - 3.8.3 Option 3 (Glass Sealed Flatpack) : Static Burn-In, Figure 11; Dynamic Burn-In, Figure 12
- 3.9 Delta Limit Requirement: Delta limit parameters are specified in **Table III** herein, are calculated after each burn-in, and the delta rejects are included in the PDA calculation.
- 3.10 Design, Construction, and Physical Dimensions: Detail design, construction, physical dimensions, and electrical requirements shall be specified herein.
 - 3.10.1 Mechanical / Packaging Requirements: Case outlines and dimensions are in accordance with Figure 1, Figure 2, and Figure 3.
 - 3.10.2 Terminal Connections: The terminal connections shall be as specified in Figure 4, Figure 5, and Figure 6.
 - 3.10.3 Lead Material and Finish: The lead material and finish for Device Options 1, shall be Kovar and options 2, 3 are Alloy 42. The lead finishes shall be hot solder dip (Finish letter A) in accordance with MIL-PRF-38535.
- 3.11 Radiation Hardness Assurance (RHA):

- 3.11.1 The manufacturer shall perform a lot sample test as an internal process monitor for total dose radiation tolerance. The sample test is performed with MIL-STD-883 TM1019 Condition A as a guideline.
- 3.11.2 For guaranteed radiation performance to MIL-STD-883, Method 1019, total dose irradiation, the manufacturer will provide certified RAD testing and report through an independent test laboratory when required as a customer purchase order line item.
- 3.11.3 Total dose bias circuit is specified in Figure 13.
- 3.12 Wafer Lot Acceptance: Wafer lot acceptance shall be in accordance with MIL-PRF-38535, Appendix A, except for the following: Topside glassivation thickness shall be a minimum of 4KÅ.
- 3.13 Wafer Lot Acceptance Report: SEM is performed per MIL-STD-883, Method 2018 and copies of SEM photographs shall be supplied with the Wafer Lot Acceptance Report as part of a Space Data Pack when specified as a customer purchase order line item.

4.0 VERIFICATION (QUALITY ASSURANCE PROVISIONS)

- 4.1 <u>Quality Assurance Provisions</u>: Quality Assurance provisions shall be in accordance with MIL-PRF-38535. Linear Technology is a QML certified company and all Rad Hard candidates are assembled on qualified Class S manufacturing lines.
- 4.2 <u>Sampling and Inspection</u>: Sampling and Inspection shall be in accordance with MIL-STD-883, Method 5005 with QML allowed and TRB approved deviations in conjunction with paragraphs 3.1.1, 3.2.1, and 3.4 of the test method.
- 4.3 <u>Screening</u>: Screening requirements shall be in accordance with MIL-STD-883, Method 5004 with QML allowed and TRB approved deviations in conjunction with paragraphs 3.1, 3.1.1, and 3.4 of the test method. Electrical testing shall be as specified in Table IV herein.
 - 4.3.1 Analysis of catastrophic (open/short) failures from burn-in will be conducted only when a lot fails the burn-in or re-burn-in PDA requirements.
- 4.4 <u>Quality Conformance Inspection</u>: Quality conformance inspection shall be in accordance with 4.2 and 4.3 herein and as follows:
 - 4.4.1 Group A Inspection: Group A inspection shall be performed in accordance with 4.1 herein, per MIL-STD-883, Method 5005, and specified in Table IV herein.
 - 4.4.2 Group B Inspection: When purchased, a full Group B is performed on an inspection lot. As a minimum, Subgroups 1-4 plus 6 are performed on every assembly lot, and Subgroup B2 (Resistance to Solvents / Mark Permanency) and Subgroup B3 (Solderability) are performed prior to the first shipment from any inspection lot and Attributes provided when a Full Space Data Pack is ordered. Subgroup B5 (Operating Life) is performed on each wafer lot. This subgroup may or may not be from devices built in the same package style as the current inspection lot. Attributes and variables data for this subgroup will be provided upon request at no charge.

4.4.2.1	Group B, Subgroup $2c = 10\%$	Group B, Subgroup $5 = *5\%$
		(*per wafer or inspection lot
	Group B, Subgroup $3 = 10\%$	whichever is the larger quantity)
	Group B, Subgroup $4 = 5\%$	Group B, Subgroup 6 = 15%


4.4.2.2 All footnotes pertaining to Table IIa in MIL-STD-883, Method 5005 apply. The quantity (accept number) of all other subgroups are per MIL-STD-883, Method 5005, Table IIa.

- 4.4.3 Group D Inspection: When purchased, a full Group D is performed on an inspection lot. As a minimum, periodic full Group D sampling is performed on each package family for each assembly location every 26 weeks. A generic Group D Summary is provided when a full Space Data Pack is ordered.
 - 4.4.3.1 Group D, Subgroups 3, 4 and 5 = 15% each (Sample Size Series).
 - 4.4.3.2 All footnotes pertaining to Table IV in MIL-STD-883, Method 5005 apply. The quantity (accept number) or sample number and accept number of all other subgroups are per MIL-STD-883, Method 5005, Table IV.
- 4.5 Source Inspection:
 - 4.5.1 The manufacturer will coordinate Source Inspection at wafer lot acceptance and pre-seal internal visual.
 - 4.5.2 The procuring activity has the right to perform source inspection at the supplier's facility prior to shipment for each lot of deliverables when specified as a customer purchase order line item. This may include wafer lot acceptance and final data review.
- 4.6 Deliverable Data: Deliverable data that will ship with devices when a Space Data Pack is ordered:
 - 4.6.1 Lot Serial Number Sheets identifying all devices accepted through final inspection by serial number.
 - 4.6.2 100% attributes (completed lot specific traveler; includes Group A Summary)
 - 4.6.3 Burn-In Variables Data and Deltas (if applicable)
 - 4.6.4 Group B2, B3, and B5 Attributes (Variables data, if performed on lot shipping)
 - 4.6.5 Generic Group D data (4.4.3 herein)
 - 4.6.6 SEM photographs (3.13 herein)
 - 4.6.7 Wafer Lot Acceptance Report (3.13 herein)
 - 4.6.8 X-Ray Negatives and Radiographic Report
 - 4.6.9 A copy of outside test laboratory radiation report if ordered
 - 4.6.10 Certificate of Conformance certifying that the devices meet all the requirements of this specification and have successfully completed the mandatory tests and inspections herein.

Note: Items 4.6.1 and 4.6.10 will be delivered as a minimum, with each shipment. This is noted on the Purchase Order Review Form as "No Charge Data".

5.0 Packaging Requirements: Packaging shall be in accordance with Appendix A of MIL-PRF-38535. All devices shall be packaged in conductive material or packaged in anti-static material with an external conductive field shielding barrier.

DEVICE OPTION # 1 (H) TO5 / 8 LEADS CASE OUTLINE





 $\theta ja = +150^{\circ}C/W$ $\theta jc = +40^{\circ}C/W$

FIGURE 1

LINEAR TECHNOLOGY CORPORATION

DEVICE OPTION # 2 (J8) CERAMIC DIP / 8 LEADS CASE OUTLINE






 $\begin{array}{l} \theta ja = +110^{\circ}C/W \\ \theta jc = +30^{\circ}C/W \end{array}$

FIGURE 2





NOTE: 1. THIS DIMENSION ALLOWS FOR OFF-CENTER LID, MENISCUS AND GLASS OVER RUN.

NOTE: 2. INCREASE DIMENSION BY 0.003 INCH WHEN LEAD FINISH IS APPLIED (SOLDER DIPPED).

 $\theta_{ja} = +170^{\circ}C/W$ $\theta_{jc} = +40^{\circ}C/W$





FIGURE 3


LINEAR TECHNOLOGY CORPORATION

TERMINAL CONNECTIONS

DEVICE OPTION #1, TO5 8 LEAD METAL CAN



DEVICE OPTION #2, 8 LEAD CERAMIC DIP



J PACKAGE 8-LEAD CERAMIC DIP

H PACKAGE 8 LEAD TO-5 METAL CAN

FIGURE 4





FIGURE 6

FIGURE 5

LINEAR TECHNOLOGY CORPORATION




STATIC BURN-IN CIRCUIT OPTION 1, TO5 METAL CAN / 8 LEADS

PACKAGE AND PINOUT

8. COMP

FIGURE 7


LINEAR TECHNOLOGY CORPORATION



DYNAMIC BURN-IN CIRCUIT OPTION 1, TO5 METAL CAN / 8 LEADS

FIGURE 8

LINEAR TECHNOLOGY CORPORATION



STATIC BURN-IN CIRCUIT OPTION #2, CERDIP / 8 LEADS

NOTES:

- 1. Unless otherwise specified, component tolerances shall be per military specification.
- 2. Tj = 166°C maximum, at 125°C ambient.
- 3. Tj = 183°C maximum, at 150°C ambient.
- 4. Burn-in Voltages:V1 = + 20V to +22V
 - V2= 20V to -22V V3= - 3V to - 3.3V MONITOR ONLY






FIGURE 9



DYNAMIC BURN-IN CIRCUIT OPTION 2, CERDIP / 8 LEADS

FIGURE 10

LINEAR TECHNOLOGY CORPORATION



STATIC BURN-IN CIRCUIT **OPTION 3, GLASS SEALED FLATPACK / 10 LEAD**

NOTES:

1. Unless otherwise specified, component tolerances shall be per military specification. 2. Tj = 173 °C maximum, at 125 °C ambient. 3. Tj = 198 °C maximum, at 150 °C ambient.

- 4. Burn-in Voltages:V1 = + 20V to + 22V





FIGURE 11



DYNAMIC BURN-IN CIRCUIT OPTION 3, GLASS SEALED FLATPACK / 10 LEAD

FIGURE 12

LINEAR TECHNOLOGY CORPORATION

TOTAL DOSE BIAS CIRCUIT




FIGURE 13

LINEAR TECHNOLOGY CORPORATION

SYMBOL	PARAMETER	CONDITIONS	NOTES	T _A = 25°C MIN	мах	SUB- GROUP	-55°C≤Ta≤150°C MIN MAX	SUB- GROUP	UNITS
Vos	Input Offset Voltage	RS ≤ 50k			2.0	1	3.0	2,3	۳V
<u>ΔVos</u> ΔTemp	Average Tempco of Offset Voltage	R _S ≤ 50k	D				15		µV/°C
los	Input Offset Current				10	1	20	2,3	nA
<u>∆los</u> ∆Temp	Average Tempco of Offset Current	25°C ≤ T _A ≤ 125°C -55°C ≤ T _A ≤ 25°C	D D				0.1 0.2		nA/⁰C nA/ºC
İ _B	Input Bias Current	V _{CM} = 0V			75	1	100	2.3	nA
Avol	Large Signal Voltage Gain	$V_S = \pm 15V, V_{OUT} = \pm 10V,$ $R_L \ge 2k\Omega,$		50		4	25	5,6	V/mV
	Input Resistance - Common-Mode		D	7 (Typ) 5 (Typ)	-				ΩÐ ΩÐ
	Input Voltage Range	Vs = ±15V	D	±11.0			±10.3		v
CMRR	Common-Mode Rejection Ratio	R _S ≤ 50kΩ		80	_	1	80	2,3	dB
PSRR	Power Supply Rejection Ratio	R _S ≤ 50kΩ		80		1	80	2,3	dB
•	Input Voltage Range	V _{S = ±20V}	D	±15		[±15		v
Vout	Output Voltage Swing			±12 ±10		4	±12 ±10	5,6 5.6	v v
R _{IN}	Input Resistance		D	1.5					MΩ
ls	Supply Current	V _S = ±20V V _S = ±20V, T _A = 125°C			3.0	1	2.5	3 2	mA mA

TABLE I: ELECTRICAL CHARACTERISTICS (PRE-IRRADIATION) NOTE A

TABLE II: ELECTRICAL CHARACTERISTICS (POST-IRRADIATION) NOTE E

SYMBOL	PARAMETER	CONDITIONS	NOTES	10Krad MIN I	(Si) MAX	20Kra MIN	d(SI) MAX	50Kra MIN	d(Sł) MAX	100Ks MIN	ad(Si) MAX	200Ki Min	rad(St) MAX	UNITS
Vos	Input Offset Voltage	RS ≤ 50k			2		2		2		2		3	mV
los	Input Offset Current				10		10		10	-	10		20	nA
lB	Input Bias Current				75		75		100		200		400	nA
	Input Resistance		D	4 (Typ)		4 (Typ)	3 (Тур)	2 (Typ)	2 (Typ)	MΩ
	Input Voltage Range	Vs = ±20V	D	±15.0		±15.0		±15.0		±15.0		±15.0	l	v
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 15V, R_S \le 50k$		80		80		80		80		80		dB
PSRR	Power Supply Rejection Ratio	$\label{eq:VCM} \begin{array}{l} V_{CM}=\pm5V \text{ to }\pm20V,\\ R_S\leq50k \end{array}$		80		80		80		80	·	80		dB
Avol	Large Signal Voltage Gain	$\begin{aligned} R_L &\geq 2k\Omega, \ V_O = \pm 10V, \\ V_S &= \pm 15V \end{aligned}$		50		50		50		50		25		V/mV
νουτ	Maximum Output Voltage Swing	R _L ≥ 10kΩ R _L ≥ 2kΩ		±12 ±10		±12 ±10		±12 ±10		±12 ±10		±12 ±10		v v
ls	Supply Current	Vs = ±20V		3		3	• • •	3		3		3		mA

Note A: Unless otherwise noted, all measurements are made with unity Note D: Guaranteed by design, characterization, or correlation to other gain compensation (C1 = 30pF); these specifications apply for $\pm 5V \leq V_S \leq$ 20V.

Note B: For supply voltages less than $\pm 15V,$ the maximum input voltage is equal to the supply voltage.(SEE PARAGRAPH 3.4 IN BODY OF SPEC)

tested parameters.

Note E: $T_A = 25^{\circ}C$, $V_S \approx \pm 20V$, $V_{CM} = 0V$ unless otherwise noted.

Note C: The output may be shorted to ground or either power supply indefinitely, provided the case temperature is below 125°C. (SEE PARAGRAPH 3.4 IN BODY OF SPEC)

LINEAR TECHNOLOGY CORPORATION

TABLE III: POST BURN-IN ENDPOINTS AND DELTA LIMIT REQUIREMENTS $T_{\rm A} = 25^{\circ}{\rm C}$

	ENDPOIN	NT LIMIT	DEI		
PARAMETER	MIN	MAX	MIN	MAX	UNITS
V _{os}	-2.0	2.0	-0.5	0.5	mV
$+I_{IB}$	+1.0	+75	-7.5	7.5	nA
-I _{IB}	+1.0	+75	-7.5	7.5	nA

TABLE IV: ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUP
FINAL ELECTRICAL TEST REQUIREMENTS (METHOD	1*, 2, 3, 4, 5, 6
5004)	
GROUP A TEST REQUIREMENTS (METHOD 5005)	1, 2, 3, 4, 5, 6
GROUP B AND D FOR CLASS S ENDPOINT ELECTRICAL	1, 2, 3
PARAMETERS (METHOD 5005)	

*PDA APPLIES TO SUBGROUP 1.

PDA TEST NOTE: The PDA is specified as 5% based on failures from Group A, Subgroup 1, tests after cooldown as the final electrical test in accordance with method 5004 of MIL-STD-883. The verified failures of Group A, Subgroup 1 and delta rejects after burn-in divided by the total number of devices submitted for burn-in in that lot shall be used to determine the percent for the lot.