

**MITSUBISHI HIGH SPEED CMOS**  
**M74HC113P/FP/DP**

**DUAL J-K FLIP-FLOP WITH SET**

**DESCRIPTION**

The M74HC113 is a semiconductor integrated circuit consisting of two negative-edge triggered J-K flip flops with independent control inputs.

**FEATURES**

- High-speed: 50MHz clock frequency typ.  
( $C_L=15\text{pF}$ ,  $V_{CC}=5\text{V}$ )
- Low power dissipation:  $10\mu\text{W}/\text{package}$ , max  
( $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$ , quiescent state)
- High noise margin: 30% of  $V_{CC}$ , min ( $V_{CC}=4.5\text{V}$ ,  $6\text{V}$ )
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range:  $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range:  $T_a=-40\sim +85^\circ\text{C}$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

**FUNCTIONAL DESCRIPTION**


Use of silicon gate technology allows the M74HC113 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS113.

The M74HC113 contains two edge-triggered J-K flip flops, each circuit with independent clock input CK, direct set input  $\overline{S_D}$ , and both inputs J and K.

When  $\overline{CK}$  is high, the J and K signals can be read.


When  $\overline{CK}$  changes from high-level to low-level, the signals

**PIN CONFIGURATION (TOP VIEW)**



just previously input at J and K appear at outputs Q and  $\overline{Q}$  in accordance with the function table given. When  $\overline{S_D}$  is low, Q and  $\overline{Q}$  will become high and low respectively, irrespective of other inputs. When used as a J-K flip flop,  $\overline{S_D}$  should be maintained at high-level.

**LOGIC DIAGRAM (EACH FLIP FLOP)**



FUNCTION TABLE (Note 1)

Inputs				Outputs	
S <sub>D</sub>	CK	J	K	Q	$\bar{Q}$
L	X	X	X	H	L
H	↓	L	L	Q <sup>0</sup>	$\bar{Q}^0$
H	↓	L	H	L	H
H	↓	H	L	H	L
H	↓	H	H	Toggle	
H	L	X	X	Q <sup>0</sup>	$\bar{Q}^0$
H	H	X	X	Q <sup>0</sup>	$\bar{Q}^0$
H	↑	X	X	Q <sup>0</sup>	$\bar{Q}^0$

Note 1 : ↑ : Change from low to high  
 ↓ : Change from high to low  
 X : Irrelevant  
 Q<sup>0</sup> : Output state before clock input changed  
 $\bar{Q}^0$  : Output state before clock input changed  
 Toggle : Inversion state before clock input changed

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin		±25	mA
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	±50	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M74HC113FP, T<sub>a</sub> = -40~+60°C and T<sub>a</sub> = 60~85°C are derated at -6mW/°C.  
 M74HC113DP, T<sub>a</sub> = -40~+50°C and T<sub>a</sub> = 50~85°C are derated at -5mW/°C.

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	2		6	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input risetime, falltime	V <sub>CC</sub> = 2.0V	0	1000	ns
		V <sub>CC</sub> = 4.5V	0	500	
		V <sub>CC</sub> = 6.0V	0	400	

**ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits						Unit	
			V <sub>CC</sub> (V)	25°C			-40~+85°C			
				Min	Typ	Max	Min	Max		
V <sub>IH</sub>	High-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0	1.5			1.5		V	
			4.5	3.15			3.15			
			6.0	4.2			4.2			
V <sub>IL</sub>	Low-level input voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	2.0				0.5	0.5	V	
			4.5				1.35	1.35		
			6.0				1.8	1.8		
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>		I <sub>OH</sub> = -20μA	2.0	1.9		1.9	V	
				I <sub>OH</sub> = -20μA	4.5	4.4		4.4		
				I <sub>OH</sub> = -20μA	6.0	5.9		5.9		
				I <sub>OH</sub> = -4.0mA	4.5	4.18		4.13		
				I <sub>OH</sub> = -5.2mA	6.0	5.68		5.63		
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IH</sub> , V <sub>IL</sub>		I <sub>OL</sub> = 20μA	2.0			0.1	0.1	V
				I <sub>OL</sub> = 20μA	4.5			0.1	0.1	
				I <sub>OL</sub> = 20μA	6.0			0.1	0.1	
				I <sub>OL</sub> = 4.0mA	4.5			0.26	0.33	
				I <sub>OL</sub> = 5.2mA	6.0			0.26	0.33	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 6V	6.0			0.1	1.0	μA		
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0V	6.0			-0.1	-1.0	μA		
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, I <sub>O</sub> = 0μA	6.0			2.0	20.0	μA		

**SWITCHING CHARACTERISTICS** (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> = 15pF (Note 4)	30			MHz
t <sub>TLH</sub>	Low-level to high-level and high-level to low-level output transition time				10	ns
t <sub>THL</sub>	output transition time				10	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK - Q, Q)				21	ns
t <sub>PHL</sub>	output propagation time (CK - Q, Q)				21	ns
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (S <sub>0</sub> - Q, Q)				26	ns
t <sub>PHL</sub>	output propagation time (S <sub>0</sub> - Q, Q)				26	ns

# MITSUBISHI HIGH SPEED CMOS M74HC113P/FP/DP

## DUAL J-K FLIP-FLOP WITH SET

### SWITCHING CHARACTERISTICS ( $V_{CC} = 2\sim 6V, T_A = -40\sim +85^\circ C$ )


Symbol	Parameter	Test conditions	Limits				Unit		
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max		Min	Max
$f_{max}$	Maximum clock frequency	$C_L = 50pF$ (Note 4)	2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
$t_{TLH}$	Low-level to high-level and high-level to low-level		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{THL}$	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time		2.0			126		160	ns
			4.5			25		32	
			6.0			21		27	
$t_{PHL}$	$(\overline{CK} - Q, \overline{Q})$	2.0			126		160	ns	
		4.5			25		32		
		6.0			21		27		
$t_{PLH}$	Low-level to high-level and high-level to low-level output propagation time	2.0			165		210	ns	
		4.5			33		41		
		6.0			28		35		
$t_{PHL}$	$(S_D - Q, \overline{Q})$	2.0			165		210	ns	
		4.5			33		41		
		6.0			28		35		
$C_I$	Input capacitance				10		10	pF	
$C_{PD}$	Power dissipation capacitance (Note 3)			52				pF	

Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per flip flop)  
The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

### TIMING REQUIREMENTS ( $V_{CC} = 2\sim 6V, T_A = -40\sim +85^\circ C$ )

Symbol	Parameter	Test conditions	Limits				Unit		
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max		Min	Max
$t_w$	$\overline{CK}, S_D$ pulse width		2.0	80			101		ns
			4.5	16			20		
			6.0	14			17		
$t_{su}$	J, K setup time with respect to $\overline{CK}$		2.0	100			125		ns
			4.5	20			25		
			6.0	17			21		
$t_h$	J, K hold time with respect to $\overline{CK}$		2.0	0			0		ns
			4.5	0			0		
			6.0	0			0		
$t_{rec}$	$S_D$ recovery time with respect to $\overline{CK}$	2.0	100			125		ns	
		4.5	20			25			
		6.0	17			21			

Note 4 : Test Circuit




- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6ns, t_f = 6ns$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

MITSUBISHI HIGH SPEED CMOS  
**M74HC113P/FP/DP**

DUAL J-K FLIP-FLOP WITH SET

TIMING DIAGRAM



**MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES**




6249827 MITSUBISHI (DGTL LOGIC)

91D 12849

D T-90-20




**TYPE 14P4 14-PIN MOLDED PLASTIC DIP**

Dimension in mm



**TYPE 16P4 16-PIN MOLDED PLASTIC DIP**



Dimension in mm



MITSUBISHI HIGH SPEED CMOS  
**PACKAGE OUTLINES**

6249827 MITSUBISHI (DGTL LOGIC)

91D 12850 D.T-90-20



2933

G-02

1-52



MITSUBISHI ELECTRIC CO. TOKYO, JAPAN



MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12851 D T-90.20



TYPE 14P2N 14PIN MOLDED PLASTIC SOP



Dimension in mm





TYPE 16P2N 16PIN MOLDED PLASTIC SOP

Dimension in mm








MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12854 D T-90-20



Vertical text on the left margin.