

2N5515 - 2N5524

Dual N-Channel JFET Low Noise Amplifier




T-27-27

2N5515 - 2N5524

FEATURES

- Tight Temperature Tracking
- Tight Matching
- High Common Mode Rejection
- Low Noise



ABSOLUTE MAXIMUM RATINGS

(T_A = 25°C unless otherwise specified)

Gate-Source or Gate-Drain Voltage	-40V	
Gate Current (Note 1)	50mA	
Storage Temperature Range	-65°C to +200°C	
Operating Temperature Range	-55°C to +150°C	
Lead Temperature (Soldering, 10sec)	+300°C	

	One Side	Both Sides
Power Dissipation (T _A = 85°C)	250mW	375mW
Derate above 25°C	2.0mW/°C	3.0mW/°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING INFORMATION

Part	Package	Temperature Range
2N5515	Hermetic TO-71	-55°C to +150°C
2N5516	Hermetic TO-71	-55°C to +150°C
2N5517	Hermetic TO-71	-55°C to +150°C
2N5518	Hermetic TO-71	-55°C to +150°C
X2N5518	Sorted Chips in Carriers	-55°C to +150°C
2N5519	Hermetic TO-71	-55°C to +150°C
X2N5519	Sorted Chips in Carriers	-55°C to +150°C
2N5520	Hermetic TO-71	-55°C to +150°C
2N5521	Hermetic TO-71	-55°C to +150°C
2N5522	Hermetic TO-71	-55°C to +150°C
2N5523	Hermetic TO-71	-55°C to +150°C
X2N5523	Sorted Chips in Carriers	-55°C to +150°C
2N5524	Hermetic TO-71	-55°C to +150°C
X2N5524	Sorted Chips in Carriers	-55°C to +150°C



2N5515 - 2N5524

T-27-27

2N5515 - 2N5524

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

SYMBOL	PARAMETER	MIN	MAX	UNITS	TEST CONDITIONS	
I _{gss}	Gate Reverse Current		-250	pA	V _{GS} = -30V, V _{DS} = 0 T _A = 150°C	
			-250	nA		
BV _{GSS}	Gate-Source Breakdown Voltage	-40		V	I _G = -1μA, V _{DS} = 0	
V _P	Gate-Source Pinch-Off Voltage	-0.7	-4		V _{DS} = 20V, I _D = 1nA	
I _{DSS}	Drain Current at Zero Gate Voltage (Note 1)	0.5	7.5	mA		
g _{fs}	Common-Source Forward Transconductance (Note 1)	1000	4000	μs	V _{DS} = 20V, V _{GS} = 0 f = 1kHz	
g _{oss}	Common-Source Output Conductance		10			
C _{rss}	Common-Source Reverse Transfer Capacitance (Note 3)		5	pF	f = 1MHz	
C _{iss}	Common-Source Input Capacitance (Note 3)		25			
ē _n	Equivalent Input Noise Voltage (Note 3)	2N5515-19		30	nV/√Hz	f = 10Hz
		2N5520-24		15		f = 1kHz
		2N5515-24		10		
I _G	Gate Current		-100	pA	V _{DG} = 20V, I _D = 200μA T _A = 125°C	
			-100	nA		
V _{GS}	Gate-Source Voltage	-0.2	-3.8	V		
g _{fs}	Common-Source Forward Transconductance (Note 1)	500	1000	μs	f = 1kHz	
g _{oss}	Common-Source Output Conductance		1	μs		

MATCHING CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

SYMBOL	PARAMETER	2N5515,20		2N5516,21		2N5517,22		2N5518,23		2N5519,24		UNITS	TEST CONDITIONS
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
I _{DSS1} / I _{DSS2}	Drain Current Ratio at Zero Gate Voltage (Note 1)	0.95	1	0.95	1	0.95	1	0.95	1	0.90	1		V _{DS} = 20V, V _{GS} = 0
I _{G1} - I _{G2}	Differential Gate Current (+125°C)		10		10		10		10		10	nA	V _{DG} = 20V, I _D = 200μA
g _{fs1} / g _{fs2}	Transconductance Ratio (Note 1)	0.97	1	0.97	1	0.95	1	0.95	1	0.90	1		V _{DG} = 20V, I _D = 200μA, f = 1kHz
g _{oss1} - g _{oss2}	Differential Output Conductance		0.1		0.1		0.1		0.1		0.1	μs	V _{DG} = 20V, I _D = 200μA, f = 1kHz
V _{GS1} - V _{GS2}	Differential Gate-Source Voltage		5		5		10		15		15	mV	V _{DG} = 20V, I _D = 200μA
$\frac{\Delta V_{GS1} - V_{GS2} }{\Delta T}$	Gate-Source Voltage Differential Drift (T _A = -55°C to +125°C)		5		10		20		40		80	$\frac{\mu\text{V}}{^\circ\text{C}}$	V _{DG} = 20V, I _D = 200μA
CMRR	Common Mode Rejection Ratio (Note 2, 3)	100		100		90						dB	V _{DG} = 10 to 20V, I _D = 200μA

- NOTES: 1. Pulse duration of 28ms used during test.
 2. CMRR = 20 log₁₀ ΔV_{DD} / Δ|V_{GS1} - V_{GS2}|, (ΔV_{DD} = 10V)
 3. For design reference only, not 100% tested