SCES056G - SEPTEMBER 1995 - REVISED JUNE 1999

- Member of the Texas Instruments Widebus+™ Family
- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalent 26-Ω
 Series Resistors, So No External Resistors
 Are Required
- UBE[™] (Universal Bus Exchanger) Allows Synchronous Data Exchange
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

NOTE: For tape and reel order entry:


The DGGR package is abbreviated to GR, and the DLR package is abbreviated to LR.

description

This 9-bit, 4-port universal bus exchanger is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCHR16409 allows synchronous data exchange between four different buses. Data flow is controlled by the select (SEL0–SEL4) inputs. A data-flow state is stored on the rising edge of the clock (CLK) input if the select-enable (SELEN) input is low. Once a data-flow state has been established, data is stored in the flip-flop on the rising edge of CLK if SELEN is high.

DGG OR DL PACKAGE (TOP VIEW)



The data-flow control logic is designed to allow glitch-free data transmission.

The B outputs, which are designed to sink up to 12 mA, include equivalent $26-\Omega$ series resistors to reduce overshoot and undershoot.

When preset (PRE) transitions high, the outputs are disabled immediately, without waiting for a clock pulse. To leave the high-impedance state, both PRE and SELEN must be low and a clock pulse must be applied.

To ensure the high-impedance state during power up or power down, \overline{PRE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC, UBE, and Widebus+ are trademarks of Texas Instruments Incorporated.



SN74ALVCHR16409 9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES056G - SEPTEMBER 1995 - REVISED JUNE 1999

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCHR16409 is characterized for operation from -40°C to 85°C.

Function Tables

	INPUTS	OUTPUT
CLK	SEND PORT	RECEIVE PORT
Х	Х	_{В0} †
Х	L	L
Х	Н	Н
1	L	L
1	Н	Н
Н	Χ	_{B0} †
L	Χ	_{В0} †

[†] Output level before the indicated steady-state input conditions were established




SN74ALVCHR16409 9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS SCES056G - SEPTEMBER 1995 - REVISED JUNE 1999

DATA-FLOW CONTROL

INPUTS								D.4.T.4. 51.00W
PRE	SELEN	CLK	SEL0	SEL1	SEL2	SEL3	SEL4	DATA FLOW
Н	Х	Χ	Х	Х	Х	Х	Х	All outputs disabled
L	Н	\uparrow	X	X	X	X	X	No change
L	L	↑	0	0	0	0	0	None, all I/Os off
L	L	\uparrow	0	0	0	0	1	Not used
L	L	↑	0	0	0	1	0	Not used
L	L	\uparrow	0	0	0	1	1	Not used
L	L	↑	0	0	1	0	0	Not used
L	L	\uparrow	0	0	1	0	1	Not used
L	L	↑	0	0	1	1	0	Not used
L	L	\uparrow	0	0	1	1	1	Not used
L	L	↑	0	1	0	0	0	2A to 1A and 1B to 2B
L	L	\uparrow	0	1	0	0	1	2A to 1A
L	L	↑	0	1	0	1	0	2B to 1B
L	L	\uparrow	0	1	0	1	1	2A to 1A and 2B to 1B
L	L	↑	0	1	1	0	0	1A to 2A and 1B to 2B
L	L	\uparrow	0	1	1	0	1	1A to 2A
L	L	↑	0	1	1	1	0	1B to 2B
L	L	\uparrow	0	1	1	1	1	1A to 2A and 2B to 1B
L	L	↑	1	0	0	0	0	1A to 1B and 2B to 2A
L	L	\uparrow	1	0	0	0	1	1A to 1B
L	L	↑	1	0	0	1	0	2A to 2B
L	L	\uparrow	1	0	0	1	1	1A to 1B and 2A to 2B
L	L	↑	1	0	1	0	0	1B to 1A and 2A to 2B
L	L	\uparrow	1	0	1	0	1	1B to 1A
L	L	↑	1	0	1	1	0	2B to 2A
L	L	\uparrow	1	0	1	1	1	1B to 1A and 2B to 2A
L	L	↑	1	1	0	0	0	2B to 1A and 2A to 1B
L	L	\uparrow	1	1	0	0	1	1B to 2A
L	L	↑	1	1	0	1	0	2B to 1A
L	L	\uparrow	1	1	0	1	1	2B to 1A and 1B to 2A
L	L	↑	1	1	1	0	0	1A to 2B and 1B to 2A
L	L	\uparrow	1	1	1	0	1	1A to 2B
L	L	↑	1	1	1	1	0	2A to 1B
L	L	↑	1	1	1	1	1	1A to 2B and 2A to 1B

SCES056G - SEPTEMBER 1995 - REVISED JUNE 1999

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74ALVCHR16409 9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS SCES056G - SEPTEMBER 1995 - REVISED JUNE 1999

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage		0	Vcc	V	
VO	Output voltage		0	Vcc	V	
		V _{CC} = 1.65 V		-2		
lou	$V_{IH} \text{High-level input voltage} \qquad \begin{array}{c} V_{CC} = 1.65 \\ \hline V_{CC} = 2.3 \\ \hline V_{CC} = 2.7 \\ \hline \end{array}$ $V_{IL} \text{Low-level input voltage} \qquad \begin{array}{c} V_{CC} = 1.65 \\ \hline V_{CC} = 1.65 \\ \hline V_{CC} = 2.3 \\ \hline \end{array}$ $V_{I} \text{Input voltage}$ $V_{O} \text{Output voltage}$ $V_{O} \text{Output voltage}$ $V_{OC} = 2.3 \\ \hline V_{CC} = 2.7 \\ \hline V_{CC} = 3 \\ \hline V_{CC} = 3 \\ \hline V_{CC} = 3 \\ \hline V_{CC} = 2.3 \\ \hline V_{CC} = 2.3 \\ \hline V_{CC} = 3 \\ \hline V_{CC} = 2.3 \\ \hline V_{CC} = 2.3 \\ \hline V_{CC} = 3 \\ \hline V_{$	V _{CC} = 2.3 V		-6	m ^	
iОН		V _{CC} = 2.7 V		-8	mA	
		V _{CC} = 3 V		3.6 0.35 × V _{CC} 0.7 0.8 V _{CC} V _{CC} -2 -6		
		V _{CC} = 1.65 V		2		
la.	Low lovel output current	V _{CC} = 2.3 V		6	mA	
'OL	Low-level output current	V _{CC} = 2.7 V		8	IIIA	
		V _{CC} = 3 V		12	1	
Δt/Δν	Input transition rise or fall rate			10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVCHR16409 9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES056G - SEPTEMBER 1995 - REVISED JUNE 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CO	ONDITIONS	vcc	MIN	TYP [†]	MAX	UNIT
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.	2		
		I _{OH} = -2 mA		1.65 V	1.2			
PARAMETER VOH VOL II II(hold)	I _{OH} = -4 mA		2.3 V	1.9				
Vон		I _{OH} = -6 mA		2.3 V	1.7			V
		IOH = -0 IIIA		3 V	2.4			
		I _{OH} = –8 mA		2.7 V	2			
		I _{OH} = -12 mA		3 V	2			
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
		$I_{OL} = 2 \text{ mA}$		1.65 V			0.45	
		$I_{OL} = 4 \text{ mA}$		2.3 V			0.4	
VOL	I _{OL} = 6 mA	2.3 V			0.55	V		
	IOL = 0 IIIA	3 V			0.55			
	$I_{OL} = 8 \text{ mA}$	2.7 V			0.6			
		$I_{OL} = 12 \text{ mA}$	3 V			0.8		
Тį		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
		V _I = 0.58 V	1.65 V	25]	
		V _I = 1.07 V	1.03 V	-25				
		V _I = 0.7 V	2.3 V	45				
$V_{I} = V_{CC} \text{ or GND}$ $V_{I} = 0.58 \text{ V}$ $V_{I} = 1.07 \text{ V}$ $V_{I} = 0.7 \text{ V}$ $V_{I} = 1.7 \text{ V}$		2.5 V	-45			μΑ		
		V _I = 0.8 V		3 V	75			
		V _I = 2 V		3 V	-75			
		$V_1 = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500		
Ioz§		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
ICC		$V_I = V_{CC}$ or GND,	I _O = 0	3.6 V			40	μΑ
ΔlCC		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		4		pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		8		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.


[§] For I/O ports, the parameter IO7 includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			$V_{CC} = 1.8 \text{ V}$ $V_{CC} = 2.5 \text{ V}$ $\pm 0.2 \text{ V}$		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			†		120		120		120	MHz
t _W	Pulse duration, CLK high or low		†		4.2		4.2		3		ns
	Setup time	A or B before CLK↑	†		1.9		1.9		1.4		ns
١.		SEL before CLK↑	†		5.1		4.2		3.5		
t _{su}		SELEN before CLK↑	†		2.5		2.5		1.8		
		PRE before CLK↑	†		1		1		0.7		
	Hold time	A or B after CLK↑	†		0.8		0.8		1		
th		SEL after CLK↑	†		0		0		0		ns
		SELEN after CLK↑	†		0.5		0.5		0.8		

[†] This information was not available at the time of publication.

timing diagram



SN74ALVCHR16409 9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES056G - SEPTEMBER 1995 - REVISED JUNE 1999

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPOT)		MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		120		120		120		MHz
^t pd	CLK	A or B		†	1.5	6.9		7	1.5	6.2	ns
t _{en}	CLK	A or B		†	2.4	7.8		7.6	2	6.8	ns
4	CLK	A or B		†	2.3	7.1		6.4	2	6.1	no
^t dis	PRE	AUIB		†	2.8	7.7		7	2.5	6.4	ns

[†] This information was not available at the time of publication.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CO	NOITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
		TEST CONDITIONS		TYP	TYP	TYP	UNII	
<u> </u>	Power dissipation	All outputs enabled	$C_1 = 50 pF$	f = 10 MHz	†	60	60	pF
^C pd capacitance	capacitance	All outputs disabled	CL = 50 pr,	I = 10 WITZ	†	60	60	pr

[†] This information was not available at the time of publication.




VCC

0 V

V_{CC}/2


PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V







V_{CC}/2

Input








 $\label{eq:propagation delay times}$ NOTES: A. C1 includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpl H and tpHI are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated