


CD54HC373/3A
CD54HCT373/3A
Octal Transparent Latch, 3-State

The RCA CD54HC373 and CD54HCT373 are high speed Octal Transparent Latches manufactured with silicon gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL devices. The CD54HCT373 is functional as well as pin compatible with the standard 54LS373.

The outputs are transparent to the inputs when the latch enable (\overline{LE}) is high. When the latch enable (\overline{LE}) goes low the data is latched. The output enable (OE) controls the 3-state outputs. When the output enable (\overline{OE}) is high the outputs are in the high impedance state. The latch operation is independent to the state of the output enable. The 373 and 573 are identical in function and differ only in their pinout arrangements.



5

Package Specifications

See Section 11, Fig. 13

FUNCTIONAL DIAGRAM
Static Electrical Characteristics (Limits with black dots (•) are tested 100%) — Bus Type

CHARACTERISTICS	TEST CONDITIONS						LIMITS	UNITS		
	HC/HCT			V_{IN}						
	V_{DD}	V_o	I_o	V_{CC} or GND	V_{IL} or V_{IH}	V_{OL} or V_{OH}				
Output High (Source) Current I_{OH} Min. - TTL Load	25°C	4.5	3.98	—	—	0, 4.5	0, 4.5	—		
	-55°C	4.5	3.70	—	—	0, 4.5	0, 4.5	—		
	+125°C	4.5	—	—	—	0, 4.5	0, 4.5	—		
Output Low (Sink) Current I_{OL} Min. - TTL Load	25°C	4.5	0.26	—	—	0, 4.5	0, 4.5	6•		
	-55°C	4.5	0.40	—	—	0, 4.5	0, 4.5	6•		
	+125°C	4.5	—	—	—	0, 4.5	0, 4.5	—		
High Level Output Voltage V_{OH} - TTL Load	25°C	4.5	—	-6	—	1.35, 3.15	0.8, 2.0	3.98•		
	-55°C	4.5	—	-6	—	1.35, 3.15	0.8, 2.0	3.70•		
	+125°C	4.5	—	-6	—	1.35, 3.15	0.8, 2.0	—		
Low Level Output Voltage V_{OL} - TTL Load	25°C	4.5	—	6	—	1.35, 3.15	0.8, 2.0	—		
	-55°C	4.5	—	6	—	1.35, 3.15	0.8, 2.0	0.26•		
	+125°C	4.5	—	6	—	1.35, 3.15	0.8, 2.0	0.40•		
Quiescent Device Current I_{CC}	25°C	6	—	—	6, 0	—	—	8•		
	-55°C	6	—	—	6, 0	—	—	160•		
	+125°C	6	—	—	6, 0	—	—	1 μA		

The complete static electrical test specification consists of the above by-type static tests combined with the standard static tests in the beginning of this section.

HCT INPUT LOADING TABLE

INPUT	UNIT LOAD*
OE	1.5
D_n	0.4
LE	0.6

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54HC373/3A

CD54HCT373/3A

Switching Speed (Limits with black dots (*) are tested 100%.)

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r, t_f = 6 \text{ ns}$)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS $V_{cc} = 5 \text{ V}$	LIMITS								UNITS	
			25°C				-55°C to +125°C					
			HC		HCT		54HC		54HCT			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay Data to Qn	t_{PLH}	2	—	150	—	—	—	225	—	—	ns	
	t_{PHL}	4.5	—	30*	—	32*	—	45*	—	48*		
	t_{PHL}	6	—	26	—	—	—	38	—	—		
	t_{PLH}	2	—	175	—	—	—	265	—	—		
	t_{PLH}	4.5	—	35*	—	35*	—	53*	—	53*		
	t_{PLH}	6	—	30	—	—	—	45	—	—		
Output Enabling Time	t_{PZL}	2	—	150	—	—	—	225	—	—	ns	
	t_{PZH}	4.5	—	30*	—	35*	—	45*	—	53*		
	t_{PZH}	6	—	26	—	—	—	38	—	—		
Output Disabling Time	t_{PLZ}	2	—	150	—	—	—	225	—	—	ns	
	t_{PHZ}	4.5	—	30*	—	35*	—	45*	—	53*		
	t_{PHZ}	6	—	26	—	—	—	38	—	—		
Output Transition Time	t_{TLH}	2	—	60	—	—	—	90	—	—	ns	
	t_{THL}	4.5	—	12	—	12	—	18	—	18		
	t_{THL}	6	—	10	—	—	—	15	—	—		
Input Capacitance	C_I	—	—	10	—	10	—	10	—	10	pF	
3-State Output Capacitance	C_O	—	—	20	—	20	—	20	—	20		

Burn-In Test-Circuit Connections (Use Static II for /3A burn-in and Dynamic for Life Test.)

Static	STATIC BURN-IN I			STATIC BURN-IN II		
	OPEN	GROUND	$V_{cc} (6V)$	OPEN	GROUND	$V_{cc} (6V)$
CD54HC/HCT373	2,5,6,9,12, 15,16,19	1,3,4,7,8,10,11,13, 14,17,18	20	2,5,6,9,12, 15,16,19	10	1,3,4,7,8,11,13,14, 17,18,20
Dynamic	OPEN	GROUND	1/2 $V_{cc} (3V)$	$V_{cc} (6V)$	OSCILLATOR	
CD54HC/HCT373	—	1,10	2,5,6,9,12,15, 16,19	20	11	3,4,7,8,13,14, 17,18


NOTE: Each pin except V_{cc} and Gnd will have a resistor of 2k-47k ohms.

CD54HC374/3A

CD54HCT374/3A

Octal D-type Flip-Flop, 3-State

The RCA CD54HC374 and CD54HCT374 are Octal D-Type Flip-Flops with three-state outputs and the capability to drive 15 LSTTL loads. The eight edge-triggered flip-flops enter data into their registers on the LOW to HIGH transition of clock (CP). The Output Enable (\overline{OE}) controls the three-state outputs and is independent of the register operation. When Output Enable (\overline{OE}) is HIGH the outputs will be in the high impedance state. The 374 and 574 are identical in function and differ only in their pinout arrangements.



Package Specifications

See Section 11, Fig. 13

FUNCTIONAL DIAGRAM