# DP7304B/DP8304B 8-Bit TRI-STATE® Bidirectional Transceiver (Non-Inverting)

#### **General Description**


The DP73048B/DP8304B are high speed Schottky 8-bit TRI-STATE bidirectional transceivers designed to provide bidirectional drive for bus oriented microprocessor and digital communications systems. They are all capable of sinking 16 mA on the A ports and 48 mA on the B ports (bus ports). PNP inputs for low input current and an increased output high (V<sub>OH</sub>) level allow compatibility with MOS, CMOS, and other technologies that have a higher threshold and less drive capabilities. In addition, they all feature glitch-free power up/down on the B port preventing erroneous glitches on the system bus in power up or down.

DP7304B/DP8304B are featured with Transmit/Receive (T/R) and Chip Disable (CD) inputs to simplify control logic.


#### **Features**

- 8-bit bidirectional data flow reduces system package count
- Bidirectional TRI-STATE inputs/outputs interface with bus oriented systems
- PNP inputs reduce input loading
- Output high voltage interfaces with TTL, MOS, and CMOS
- 48 mA/300 pF bus drive capability
- Pinouts simplify system interconnections
- Transmit/Receive and chip disable simplify control logic
- Compact 20-pin dual-in-line package
- Bus port glitch free power up/down

#### **Logic and Connection Diagrams**



#### Dual-in-Line Package



**Top View** 

Order Number DP7304BJ, DP8304BJ, DP8304BN or DP8304BWM See NS Package Number J20A, N20A or M20B

# **Logic Table**

Inputs		Resulting Conditions		
Chip Disable	Transmit/Receive	A Port	B Port	
0	0	OUT	IN	
0	1	IN	OUT	
1	x	TRI-STATE	TRI-STATE	

X = Don't Care

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

7V
5.5V
5.5V
-65°C to +150°C

Maximum Power Dissipation\* at 25°C

Cavity Package 1667 mW Molded Package 1832 mW 260°C Lead Temperature (soldering, 4 sec.)

#### **Recommended Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )			
DP7304B	4.5	5.5	٧
DP8304B	4.75	5.25	٧
Temperature (T <sub>A</sub> )			
DP7304B	- 55	125	°C
DP8304B	0	70	•C

## DC Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
A PORT	(A0-A7)						
V <sub>IH</sub>	Logical "1" Input Voltage	$CD = V_{iL}, T/\overline{R} = 2.0V$		2.0			٧
V <sub>IL</sub>	Logical "0" Input Voltage	$CD = V_{IL}, T/\overline{R} = 2.0V$	DP8304B			0.8	٧
			DP7304B			0.7	٧
V <sub>OH</sub>	Logical "1" Output Voltage	$CD = V_{IL}, T/\overline{R} = V_{IL}$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -1.15	V <sub>CC</sub> -0.7		<b>&gt;</b>
			$I_{OH} = -3 \text{ mA}$	2.7	3.95		>
V <sub>OL</sub>	Logical "0" Output Voltage	ge CD = T/R = V <sub>IL</sub> I <sub>OL</sub> = 16 mA (8304B)			0.35	0.5	>
		I <sub>OL</sub> = 8 mA (bo	th)		0.3	0.4	>
los	Output Short Circuit Current	$CD = V_{IL}, T/\overline{R} = V_{IL}, V_{O} = 0V,$ $V_{CC} = Max (Note 4)$		-10	-38	-75	mA
l <sub>IH</sub>	Logical "1" Input Current	$CD = V_{IL}, T/\overline{R} = 2.0V, V_{IH} = 2.7V$			0.1	80	μΑ
lį	Input Current at Maximum Input Voltage	$CD = 2.0V, V_{CC} = Max, V_{IH} = 5.25V$			_	1	mA
I <sub>IL</sub>	Logical "0" Input Current	$CD = V_{IL}, T/\overline{A} = 2.0V, V_{IN} = 0.4V$			-70	-200	μΑ
VCLAMP	Input Clamp Voltage	$CD = 2.0V, I_{ N} = -12 \text{ mA}$			-0.7	-1.5	٧
lod	Output/Input	CD = 2.0V	V <sub>IN</sub> = 0.4V			-200	μΑ
	TRI-STATE Current		V <sub>IN</sub> = 4.0V			80	μΑ
B PORT	(B0-B7)		•				
V <sub>IH</sub>	Logical "1" Input Voltage	$CD = V_{IL}, T/\overline{R} = V_{IL}$	•	2.0			٧
V <sub>IL</sub>	Logical "0" Input Voltage	$CD = V_{IL}, T/\overline{R} = V_{IL}$	DP8304B			0.8	٧
			DP7304B	"		0.7	٧
VoH	Logical "1" Output Voltage	$CD = V_{IL}, T/\overline{R} = 2.0V$	$I_{OH} = -0.4  \text{mA}$	V <sub>CC</sub> -1.15	V <sub>CC</sub> -0.8		٧
			$I_{OH} = -5  \text{mA}$	2.7	3.9		٧
			I <sub>OH</sub> = -10 mA	2.4	3.6		٧
VOL Logical "0" Output Voltage		$CD = V_{IL}, T/\overline{R} = 2.0V$	I <sub>OL</sub> = 20 mA		0.3	0.4	٧
			I <sub>OL</sub> = 48 mA		0.4	0.5	٧
los	Output Short Circuit Current	$CD = V_{IL}, T/\overline{R} = 2.0V, V_O = 0V,$ $V_{CC} = Max (Note 4)$		-25	-50	-150	mA

<sup>\*</sup>Derate cavity package 11.1 mW/\*C above 25°C; derate molded package 14.7 mW/\*C above 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Unite
B PORT (I	B0-B7) (Continued)						
lін	Logical "1" Input Current	$CD = V_{ L}, T/\overline{R} = V_{ L}, V_{ L}$	<sub>IH</sub> = 2.7V		0.1	80	μΑ
l <sub>l</sub>	Input Current at Maximum Input Voltage	CD = 2.0V, V <sub>CC</sub> = Max, V <sub>IH</sub> = 5.25V				1	m.A
I <sub>IL</sub>	Logical "0" Input Current	$CD = V_{IL}, T/\overline{R} = V_{IL}, V_{I}$	N = 0.4V		-70	- 200	μΑ
VCŁAMP	Input Clamp Voltage	CD = 2.0V, I <sub>IN</sub> = -12 r	пA		-0.7	-1.5	٧
lop	Output/Input	CD = 2.0V	$V_{IN} = 0.4V$			-200	μА
_	TRI-STATE Current		$V_{IN} = 4.0V$			+ 200	μΑ
CONTRO	L INPUTS CD, T/R						
V <sub>IH</sub>	Logical "1" Input Voltage			2.0			>
V <sub>IL</sub> Logic	Logical "0" Input Voltage		DP8304B			0.8	٧
			DP7304B			0.7	>
l <sub>IH</sub>	Logical "1" Input Current	V <sub>IH</sub> = 2.7V			0.5	20	μΑ
l <sub>l</sub>	Maximum Input Current	V <sub>CC</sub> = Max, V <sub>IH</sub> = 5.25V				1.0	mA
կլ	Logical "0" Input Current	V <sub>IL</sub> = 0.4V	T/R		-0.1	-0.25	mA
			CD		-0.25	-0.5	mΑ
VCLAMP	Input Clamp Voltage	I <sub>fN</sub> = −12 mA			-0.8	-1.5	٧
POWER S	SUPPLY CURRENT						
Icc	Power Supply Current	CD = 2.0V, V <sub>IN</sub> = 0.4V, V <sub>CC</sub> = Max			70	100	m/A
		CD = V <sub>INA</sub> = 0.4V, T/F	1 = 2V, V <sub>CC</sub> = Max		90	140	mΑ

## AC Electrical Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

Symbol	Parameter	Conditions	Min	Тур	Max	Unite
A PORT E	DATA/MODE SPECIFICATIONS					
<sup>t</sup> PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, T/ $\vec{R}$ = 0.4V (Figure A) R1 = 1k, R2 = 5k, C1 = 30 pF		14	18	ns
t <sub>PDLHA</sub>	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, $T/\overline{R}$ = 0.4V (Figure A) R1 = 1k, R2 = 5k, C1 = 30 pF		13	18	ns
<sup>t</sup> PLZA	Propagation Delay from a Logical "0" to TRI-STATE from CD to A Port	B0 to B7 = 0.4V, T/R = 0.4V (Figure C) S3 = 1, R5 = 1k, C4 = 15 pF		11	15	ns
t <sub>PHZA</sub>	Propagation Delay from a Logical "1" to TRI-STATE from CD to A Port	B0 to B7 = 2.4V, $T/\overline{R}$ = 0.4V (Figure C) S3 = 0, R5 = 1k, CR = 15 pF		8	15	ns
<sup>†</sup> PZLA	Propagation Delay from TRI-STATE to a Logical "0" from CD to A Port	B0 to B7 = 0.4V, $T/\overline{R}$ = 0.4V (Figure C) S3 = 1, R5 = 1k, C4 = 30 pF		27	35	ns
<sup>t</sup> PZHA	Propagation Delay from TRI-STATE to a Logical "1" from CD to A Port	B0 to B7 = 2.4V, $T/\overline{R}$ = 0.4V (Figure C) S3 = 0, R5 = 5k, C4 = 30 pF		19	25	กร
B PORT	DATA/MODE SPECIFICATIONS	·				
tPDHLB	Propagation Delay to a Logical "0" from A Port to B Port	CD = 0.4V, T/\bar{H} = 2.4V (Figure A) R1 = 100\Omega, R2 = 1k, C1 = 300 pF R1 = 667\Omega, R2 = 5k, C1 = 45 pF		18 11	23 18	ns ns
t <sub>PDLHB</sub>	Propagation Delay to a Logical "1" from A Port to B Port	CD = 0.4V, T/\bar{H} = 2.4V (Figure A) R1 = 100\Omega, R2 = 1k, C1 = 300 pF R1 = 667\Omega, R2 = 5k, C1 = 45 pF		16 11	23 18	ns ns

#### AC Electrical Characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C (Continued) Symbol Conditions Min TVD **Parameter** Max Units **B PORT DATA/MODE SPECIFICATIONS (Continued)** A0 to A7 = 0.4V, $T/\overline{R}$ = 2.4V (Figure C) Propagation Delay from a Logical "0" to tpi 7R 13 18 ns TRI-STATE from CD to B Port S3 = 1, R5 = 1k, C4 = 15 pF Propagation Delay from a Logical "1" to A0 to A7 = 2.4V, $T/\overline{R}$ = 2.4V (Figure C) t<sub>PHZB</sub> A 15 ns TRI-STATE from CD to B Port S3 = 0, R5 = 1k, C4 = 15 pFPropagation Delay from TRI-STATE to A0 to A7 = 0.4V, $T/\overline{R}$ = 2.4V (Figure C) t<sub>PZLB</sub> S3 = 1, $R5 = 100\Omega$ , C4 = 300 pFa Logical "0" from CD to B Port 32 40 ns S3 = 1, $R5 = 667\Omega$ , C4 = 45 pF 16 22 ns Propagation Delay from TRI-STATE to A0 to A7 = 2.4V, $T/\overline{H}$ = 2.4V (Figure C) **t**PZHB a Logical "1" from CD to B Port S3 = 0, R5 = 1k, C4 = 300 pF26 35 ne S3 = 0, R5 = 5k, C4 = 45 pF22 14 ns TRANSMIT/RECEIVE MODE SPECIFICATIONS Propagation Delay from Transmit Mode to CD = 0.4V (Figure B) t<sub>TRL</sub> Receive a Logical "0", T/R to A Port S1 = 0, $R4 = 100\Omega$ , C3 = 5 pF30 40 ns S2 = 1, R3 = 1k, C2 = 30 pF Propagation Delay from Transmit Mode to CD = 0.4V, (Figure B) t<sub>TBH</sub> Receive a Logical "1", T/R to A Port S1 = 1, $R4 = 100\Omega$ , C3 = 5 pF 28 40 ns S2 = 0, R3 = 5k, C2 = 30 pFPropagation Delay from Receive Mode to CD = 0.4V (Figure B) **t**ATH Transmit a Logical "1", T/R to B Port S1 = 0, R4 = 1k, C3 = 300 pF28 40 ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

S2 = 1,  $R3 = 300\Omega$ , C2 = 5 pF

Note 2: Unless otherwise specified, min/max limits apply across the supply and temperature range listed in the table of Recommended Operating Conditions. All typical values given are for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

## **Switching Time Waveforms and AC Test Circuits**






FIGURE A. Propagation Delay from A Port to B Port or from B Port to A Port

# Switching Time Waveforms and AC Test Circuits (Continued)




TL/F/8793-5



Note: C2 and C3 include test fixture capacitance.

TL/F/8793-6

#### FIGURE B. Propagation Delay from $T/\overline{R}$ to A Port or B Port



PORT DAY OF SA INPUT

DEVICE UNDER TEST

CO

PORT DUTPUT

DEVICE UNDER TEST

CA

S3 = 1

C4

S3 = 0

Note: C4 includes test fixture capacitance.

Port input is in a fixed logical condition. See AC table.

FIGURE C. Propagation Delay to/from TRI-STATE from CD to A Port or B Port

TL/F/8793-8