

8-Bit Bus Front-Loading Latch Transceivers — Advanced CMOS-TTL Compatible 74ACT651 74ACT652

Features/Benefits

- Bidirectional bus transceiver and register
- Independent registers for A and B buses
- Real-time data transfer or stored data transfer
- Simultaneous outputs on both buses
- 24-pin SKINNYDIP® saves space
- Three-state outputs drive bus lines
- Low quiescent supply current of <math><10\ \mu\text{A}</math> (typical)
- Active supply current at about 20% LS equivalent
- Wide commercial operating supply and temperature ranges 4.5 V to 5.5 V; -40°C to $+85^{\circ}\text{C}$


Description

This 8-bit bus transceiver with three-state outputs has sixteen D-type flip-flops and multiplexers. The bus-oriented pinout of the part is shown in the Pin Configuration. The internal gate-level hardware configurations for the 'ACT651/652 are given in the Logic Diagrams. The basic repeated element, consisting of an edge-triggered flip-flop paralleled with a bypassing path, or "feed-through", into a two-way multiplexer is sometimes called a "front-loading latch."

A pair of multiplexers are used to distribute two bytes of data through the part. The data-routing combinations offered by the multiplexers provide flexibility in directing data to or from either bus, and/or either register. Data is loaded into registers A or B

Pin Configurations

'ACT651/652
8-Bit Bus Front-Loading Latch Transceiver



Ordering Information

PART NUMBER	PKG	TEMP	POLARITY	OUTPUT	TECH
74ACT651	NS,JS	Com	Noninvert	Three-state	CMOS
74ACT652	NS,JS	Com	Invert		

upon the rising edge of the appropriate clock signals. CKA clocks register A, which receives data from the B bus directly at its inputs. Similarly, CKB clocks register B, which has the A bus available directly at its inputs. Control of the multiplexers is provided by two select lines (one per register), SRA and SRB. Command of the outputs is performed by two enable lines, GAB and $\overline{\text{GBA}}$.

When GAB is low and $\overline{\text{GBA}}$ is high, data from the buses can be loaded into registers A and B. When $\overline{\text{GBA}}$ is low, the A bus is configured for output. When GAB is high, the B bus is configured for output. The A and B buses can be enabled at the same time, to operate as outputs simultaneously.


SRA is used to select between register A and the B bus, and then to route the data to a controlled buffer connected to the A bus. Likewise, SRB selects between register B and the A bus, and then routes the data to the B bus through a controlled buffer.

13


74ACT651 74ACT652

Logic Diagrams



'ACT651 (Inverting)



'ACT652 (Non-Inverting)




IEEE Symbols




Block Diagrams

'ACT651 (Inverting)



'ACT652 (Non-inverting)



**Function Table
Nomenclature Description**

GAB: To enable A-to-B operation.
GBA: To enable B-to-A operation.

GAB	GBA	OPERATION DIRECTION
L	L	B-to-A
L	H	A and B buses both are inputs (Storage)
H	L	A and B buses both are outputs (Transfer stored data to bus)
H	H	A-to-B

SRA/SRB: To select the output data coming from the A/B register if SRA/SRB is a High level; otherwise, directly from the input data bus.

A0-A7: Eight input/output pins on the A side.

B0-B7: Eight input/output pins on the B side.

CKA/CKB: Clock for register A/B.

X: H or L state irrelevant ("Don't Care" condition).

↑: Positive edge of CK causes clocking, if clock enable is asserted.

UC: H or L or ↑ case (nonclocked operation).

RGTR: Register.

74ACT651

Bus Operation for 'ACT651

OPERATION	CONTROL				DATA I/O		BLOCK DIAGRAM	CLOCK ENABLE		'ACT651
	GAB	GBA	SRA	SRB	A0-A7	B0-B7		CKA	CKB	
Storage	L	H	X	X	Input	Input		UC	UC	No operation
								UC	↑	Real time A bus data → RGTR B
								↑	UC	Real time B bus data → RGTR A
								↑	↑	Real time A bus data → RGTR B Real time B bus data → RGTR A
Real time B-to-A Operation	L	L	L	X	Output	Input		UC	UC	Real time \bar{B} bus data → A bus
								UC	↑	Real time \bar{B} bus data → A bus Real time \bar{B} bus data → RGTR B
								↑	UC	Real time \bar{B} bus data → A bus Real time B bus data → RGTR A
								↑	↑	Real time \bar{B} bus data → A bus Real time B bus data → RGTR A Real time \bar{B} bus data → RGTR B
Stored data B-to-A Operation	L	L	H	X	Output	Input		UC	UC	RGTR \bar{A} data → A bus
								UC	↑	RGTR \bar{A} data → A bus RGTR \bar{A} data → RGTR B
								↑	UC	Real time B bus data → RGTR A RGTR \bar{A} data → A bus
								↑	↑	Real time B bus data → RGTR A RGTR \bar{A} data → A bus RGTR \bar{A} data → RGTR B
Real time A-to-B Operation	H	H	X	L	Input	Output		UC	UC	Real time \bar{A} bus data → B bus
								UC	↑	Real time \bar{A} bus data → B bus Real time A bus data → RGTR B
								↑	UC	Real time \bar{A} bus data → B bus Real time \bar{A} bus data → RGTR A
								↑	↑	Real time \bar{A} bus data → B bus Real time \bar{A} bus data → RGTR A Real time A bus data → RGTR B
Stored data A-to-B Operation	H	H	X	H	Input	Output		UC	UC	RGTR \bar{B} data → B bus
								UC	↑	Real time A bus data → RGTR B RGTR \bar{B} data → B bus
								↑	UC	RGTR \bar{B} data → B bus RGTR \bar{B} data → RGTR A
								↑	↑	Real time A bus data → RGTR B RGTR \bar{B} data → B bus RGTR \bar{B} data → RGTR A
Transfer Stored Data	H	L	H	H	Output	Output		UC	UC	RGTR \bar{A}/\bar{B} data → A/B bus
								UC	↑	RGTR \bar{A}/\bar{B} data → A/B bus RGTR \bar{A} data → RGTR B
								↑	UC	RGTR \bar{A}/\bar{B} data → A/B bus RGTR \bar{B} data → RGTR A
								↑	↑	RGTR \bar{A}/\bar{B} data → A/B bus RGTR \bar{A} data → RGTR B RGTR \bar{B} data → RGTR A

13

Bus Operation for 'ACT652

OPERATION	CONTROL				DATA I/O		BLOCK DIAGRAM	CLOCK ENABLE		'ACT652
	GAB	GAB	SRA	SRB	A0-A7	B0-B7		CKA	CKB	
Storage	L	H	X	X	Input	Input		UC	UC	No operation
								UC	↑	Real time A bus data → RGTR B
								↑	UC	Real time B bus data → RGTR A
								↑	↑	Real time A bus data → RGTR B Real time B bus data → RGTR A
Real time B-to-A Operation	L	L	L	X	Output	Input		UC	UC	Real time B bus data → A bus
								UC	↑	Real time B bus data → A bus Real time B bus data → RGTR B
								↑	UC	Real time B bus data → A bus Real time B bus data → RGTR A
								↑	↑	Real time B bus data → A bus Real time B bus data → RGTR A Real time B bus data → RGTR B
Stored data B-to-A Operation	L	L	H	X	Output	Input		UC	UC	RGTR A data → A bus
								UC	↑	RGTR A data → A bus RGTR A data → RGTR B
								↑	UC	Real time B bus data → RGTR A RGTR A data → A bus
								↑	↑	Real time B bus data → RGTR A RGTR A data → A bus RGTR A data → RGTR B
Real time A-to-B Operation	H	H	X	L	Input	Output		UC	UC	Real time A bus data → B bus
								UC	↑	Real time A bus data → B bus Real time A bus data → RGTR B
								↑	UC	Real time A bus data → B bus Real time A bus data → RGTR A
								↑	↑	Real time A bus data → B bus Real time A bus data → RGTR A Real time A bus data → RGTR B
Stored data A-to-B Operation	H	H	X	H	Input	Output		UC	UC	RGTR B data → B bus
								UC	↑	Real time A bus data → RGTR B RGTR B data → B bus
								↑	UC	RGTR B data → B bus RGTR B data → RGTR A
								↑	↑	Real time A bus data → RGTR B RGTR B data → B bus RGTR B data → RGTR A
Transfer Stored Data	H	L	H	H	Output	Output		UC	UC	RGTR A/B data → A/B bus
								UC	↑	RGTR A/B data → A/B bus RGTR A data → RGTR B
								↑	UC	RGTR A/B data → A/B bus RGTR B data → RGTR A
								↑	↑	RGTR A/B data → A/B bus RGTR A data → RGTR B RGTR B data → RGTR A

Absolute Maximum Ratings

Supply voltage, V_{CC}	-0.5 V to 7.0 V
DC input voltage, V_I	-0.5 V to $V_{CC} + 0.5$ V
DC output voltage, V_O	-0.5 V to $V_{CC} + 0.5$ V
DC output source/sink current per output pin, I_O	± 35 mA
DC V_{CC} or ground current, I_{CC} or I_{GND}	± 100 mA
Input diode current, I_{JK} :	
$V_I < 0$	-20 mA
$V_I > V_{CC}$	+20 mA
Output diode current, I_{OK} :	
$V_O < 0$	-20 mA
$V_O > V_{CC}$	+20 mA
Storage temperature	-65 to +150°C

Operating Conditions

SYMBOL	PARAMETER	COMMERCIAL			UNIT
		MIN	TYP	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	V
T_A	Operating free-air temperature	-40		85	°C
t_w	Width of clock	High	20		ns
		Low	20		
t_{su}	Set up time	25†			ns
t_h	Hold time	0†			ns
t_r	Input rise time at $V_I = 4.5$ V	0		500	ns
t_f	Input fall time at $V_I = 4.5$ V	0		500	ns
I_{OH}	High-level output current			-6	mA
I_{OL}	Low-level output current			12	mA

† The arrow indicates the Low-to-High transition of the clock input used as reference.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS		25°C		UNIT	
				MIN	TYP		MAX
V _{IL}	Low-level input voltage				0.8	0.8	V
V _{IH}	High-level input voltage			2		2	V
I _{IN}	Input current	V _{CC} = MAX	V _I = V _{CC} or GND		±1.0	±1.0	μA
V _{OL}	Low-level output voltage	V _{CC} = MIN V _{IL} = MAX V _{IH} = MIN	I _{OL} = 20 μA		0.1	0.1	V
			I _O = 6 mA		0.32	0.37	
			I _{OL} = 12 mA		0.4	0.4	
V _{OH}	High-level output voltage	V _{CC} = MIN V _{IL} = MAX V _{IH} = MIN	I _{OH} = -20 μA	3.4		3.4	V
			I _{OH} = -6 mA	2.4		2.4	
I _{OZ}	Off-state output current	V _{CC} = MAX	V _O = V _{CC} or GND		±10	±30	μA
I _{CC} *	Quiescent supply current	V _{CC} = MAX	V _I = V _{CC} or GND		10	40	μA

* See I_{CC} vs. Frequency chart.

Switching Characteristics

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveform)	COMMERCIAL T _A = 25°C		COMMERCIAL		UNIT	
			MIN	MAX	MIN	MAX		
t _{PLH}	Data to output delay	C _L = 50 pF		39		48	ns	
t _{PHL}				35		42		
t _{PLH}	Clock to output delay			35		44	ns	
t _{PHL}				35		40		
t _{PLH}	Select to output delay* (data input high)			32		40	ns	
t _{PHL}				32		40		
t _{PLH}	Select to output delay* (data input low)			35		44	ns	
t _{PHL}				32		36		
t _{PZL}	G _B A to A bus output enable delay		R _L = 1KΩ C _L = 50 pF		28		32	ns
t _{PZH}					28		32	
t _{PLZ}	G _B A to A bus output disable delay			28		32	ns	
t _{PHZ}				35		38		
t _{PZL}	GAB to B bus output enable delay			30		33	ns	
t _{PZH}				28		32		
t _{PLZ}	GAB to B bus output disable delay			28		32	ns	
t _{PHZ}				35		38		

* See Figure 4.

Test Waveforms

Setup Time/Hold Time




Figure 1

Bus Data To Bus Output Delay




Figure 2

CK To Bus Output Propagation Delay Time





Figure 3


Select To Output Delay



- NOTES: 1. When SRA/SRB is low, the input data will transfer to output bus.
 2. When SRA/SRB is high, the data of register will transfer to output bus.
 3. For the inverting devices, the timing is similar, but the output is opposite to that for the non-inverting devices.

Figure 4

Typical ICC vs. Frequency



Enable/Disable/Direction-Change Delay




Figure 5

Standard Test Load




Figure 6

- NOTES
1. C_L includes probe and jig capacitance.
 2. When measuring t_{PLZ} and t_{PZL} , S_1 is tied to V_{CC} . When measuring t_{PHZ} and t_{PZH} , S_1 is tied to ground.
When measuring propagation delay times of three-state outputs, S_1 is open, i.e., not connected to V_{CC} or ground.
 3. Waveform 1 is for an output with internal conditions such that the output is Low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is High except when disabled by the output control.
 4. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
 5. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1$ MHz, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_{out} = 50 \Omega$.