

Frequency Generator for Integrated Core Logic

Features

- · Two copies of CPU clock
- Six copies of PCI Clock (Synchronous w/CPU clock)
- One Buffered copy of 14.318MHz input reference signal
- Supports 100MHz or 66MHz CPU operation
- · Power management control input pins
- · Low Frequency Test Mode
- · Available in 28-pin SSOP (209 mil)

Key Specifications

Supply Voltages:

 $VDDQ3 = 3.3V\pm5\%$

 $VDDQ2 = 2.5V \pm 5\%$

 CPU0:1 Clock Skew:
 175ps

 CPU0:1 Clock Jitter:
 200ps

 PCI_F, PCI1:5 Clock Skew:
 500ps

 PCI F, PCI1:5 Clock Jitter:
 250ps

CPU to PCI Clock Skew: 1.5 - 4.0 ns (CPU Leads)
Output Duty Cycle: 45/55%
PCI_F, PCI Edge Rate: ≥1V/ns

 $\label{eq:cpu_stop} \mbox{CPU_STOP\#,PWR_DWN\#: 250K ohm}$

pull-up resistor

Figure 1 Block Diagram




Table 1 Pin Selectable Frequency (Note)

SEL100/66#	SEL	СРИ	PCI
0	0	HI-Z	HI-Z
0	1	66.6MHz	33.3
1	0	X1/2	X1/6
1	1	100MHz	33.3

Figure 2 Pin Diagram




Table 2 Order Information

Part Number	Freq. Mask Code	Package
W48C111	-11	H = SSOP (209 mils)

Preliminary W48C111-11



Pin Definitions

Pin Name	Pin No.	Pin Type	Pin Description
CPU0:1	24, 23	0	CPU Clock Outputs 0 and 1: These two CPU clock outputs are controlled by the CPU_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ2.
PCI1:5	5, 7, 8, 10, 11	0	PCI Bus Clock Outputs 1 through 5: These five PCI clock outputs are controlled by the PCI_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ3.
PCI_F	4	0	Fixed PCI Clock Output: Unlike PCICLK1:5 outputs, this output is not controlled by the PCI_STOP# control pin; it cannot be forced low by PCI_STOP#. Output voltage swing is controlled by voltage applied to VDDQ3.
CPU_STOP#	18	I	CPU_STOP# input: When brought low, clock outputs CPU0:1 are stopped low after completing a full clock cycle (2-3 CPU clock latency). When brought high, clock outputs CPU0:1 start with a full clock cycle (2-3 CPU clock latency).
PCI_STOP#	19	I	PCI_STOP# input: The PCI_STOP# input enables the PCICLK1:5 outputs when high and causes them to remain at logic 0 when low. The PCI_STOP signal is latched on the rising edge of PCI_F. Its effect takes place on the next PCI_F clock cycle.
REF	26	0	Fixed 14.318MHz Output: Used for various system applications. Output voltage swing is controlled by voltage applied to VDDQ3.
SEL100/66#	15, 16	I	Frequency Selection Inputs: Select power-up default CPU clock frequency as shown in Table 1 on page 1.
X1	1	I	Crystal Connection or External Reference Frequency Input: This pin can either be used as a connection to a crystal or to a reference signal.
X2	2	I	Crystal Connection: An input connection for an external 14.318MHz crystal. If using an external reference, this pin must be left unconnected.
PWR_DWN#	17	I	Power Down Control: When this input is low, device goes into a low power standby condition. All outputs are held low. CPU and PCI clock outputs are stopped low after completing a full clock cycle (2-3 CPU clock cycle latency). When brought high, CPU and PCI outputs start with a full clock cycle at full operating frequency (3ms maximum latency).
VDDQ3	6, 9,13,21,27	Р	Power Connection: Connected to 3.3V.
VDDQ2	25	Р	Power Connection: Power supply for CPU0:1 output buffer. Connected to 2.5V.
GND	3, 12, 14, 20, 22, 28	G	Ground Connection: Connect all ground pins to the common system ground plane.



Absolute Maximum Ratings

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other con-

ditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Symbol	Parameter	Rating	Unit
V_{DD}, V_{IN}	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T _{STG}	Storage Temperature	-65 to +150	°C
T _B	Ambient Temperature under Bias	-55 to +125	°C
T _A	Operating Temperature	0 to +70	°C
ESD _{PROT}	Input ESD Protection	2 (min)	kV

DC Electrical Characteristics:

 $T_A = 0 \,^{\circ}C$ to +70 $^{\circ}C$; VDDQ3 = 3.3V±5%; VDDQ2 = 2.5V±5%

Symbol	Parameter		Min	Тур	Max	Unit	Test Condition
Supply Cu	rrent		<u> </u>		·		•
I _{DD}	Combined 3.3V Supply C			80	mA	CPU0:1 = 100MHz Outputs Loaded (Note 1)	
I _{DD2}	2.5V Supply Current				40		
Logic Inpu	ts						
V _{IL}	Input Low Voltage		GND3		0.8	٧	
V _{IH}	Input High Voltage		2.0		VDD +.3	٧	
I _{IL}	Input Low Current (Note 2	2)			-25	μΑ	
I _{IH}	Input High Current (Note	2)			10	μΑ	
I _{IL}	Input Low Current (SEL10			-5	μΑ		
I _{IH}	Input High Current (SEL1	00/66#)			+5	μΑ	
Clock Outp	outs						
V _{OH}	Output High Voltage	CPU0:1	2.2			٧	I _{OH} = -1 mA
V _{OL}	Output Low Voltage	•			50	mV	I _{OL} = 1mA
V _{OH}	Output High Voltage		3.1			٧	$I_{OH} = -1 \text{mA}$
I _{OL}	Output Low Current:	CPU0:1	55	115	190	mA	V _{OL} = 1.25V
		PCI_F, PCI1:5	20.5	53	139	mA	V _{OL} = 1.5V
		REF	25	37	76	mA	V _{OL} = 1.5V
I _{OH}	Output High Current	CPU0:1	50	110	195	mA	V _{OH} = 1.25V
		PCI_F, PCI1:5	31	55	189	mA	V _{OH} = 1.5V
	REF		27	44	94	mA	V _{OH} = 1.5V
Crystal Os	cillator						
V _{TH}	X1 Input threshold Voltag	e (Note 3)		1.65		٧	VDDQ# = 3.3V



DC Electrical Characteristics: (cont.)

 $T_A = 0$ °C to +70 °C; VDDQ3 = 3.3V±5%; VDDQ2 = 2.5V±5%

Symbol	Parameter	Min	Тур	Max	Unit	Test Condition
C _{LOAD}	Load Capacitance, As seen by External Crystal (Note 4)		14		pF	
C _{IN,X1}	X1 Input Capacitance (Note 5)		28		pF	Pin X2 unconnected
Pin Capaci	tance/Inductance					
C _{IN}	Input Pin Capacitance			5	pF	Except X1 and X2
C _{OUT}	Output Pin Capacitance			6	pF	
L _{IN}	Input Pin Inductance			7	nH	

Notes: 1. All clock outputs loaded with 6 " 60 ohm transmission lines with 20 pF capacitors.

- 2. CPU_STOP#, PCI_STOP#, PWR_DWN#, and SEL logic inputs have internal pull-up resistors except SEL100/66# (not CMOS level).
- 3. X1 input threshold voltage (typical) is VDQ3/2.
- 4. The W48C111-11 contains an internal crystal load capacitor between pin X1 and ground and another between pin X2 and ground. Total load placed on crystal is 14pF; this includes typical stray capacitance of short PCB traces to crystal.
- 5. X1 input capacitance is applicable when driving X1 with an external clock source (X2 is left unconnected).



AC Electrical Characteristics:

 $T_A = 0$ °C to +70 °C; VDDQ21 = 3.3V±5%; VDDQ2 = 2.5V±5% f_{XTL} = 14.31818MHz

AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the clock output.

CPU Clock Outputs, CPU0:1 (Lump Capacitance Test Load = 20pF)

		СРІ	J = 66.6	MHz	CPL	CPU = 100MHz			
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition/Comments
t _P	Period	15		15.5	10		10.5	ns	Measured on rising edge at 1.25.
t _H	High Time	5.2			3.0			ns	Duration of clock cycle above 2.0V.
t_	Low Time	5.0			2.8			ns	Duration of clock cycle below 0.4V.
t _R	Output Rise Edge Rate	1		4	1		4	V/ns	Measured from 0.4V to 2.0V.
t _F	Output Fall Edge Rate	1		4	1		4	V/ns	Measured from 2.0V to 0.4V.
t _D	Duty Cycle	45		55	45		55	%	Measured on rising and falling edge at 1.25V.
t _{JC}	Jitter, Cycle-to-Cycle			200			200	ps	Measured on rising edge at 1.25V. Maximum difference of cycle time between two adjacent cycles.
t _{SK}	Output Skew			175			175	ps	Measured on rising edge at 1.25V.
f _{ST}	Frequency Stabilization from Power-up (cold start)			3			3	ms	Assumes full supply voltage reached within 1ms from power-up. Short cycles exist prior to frequency stabilization.
Z _o	AC Output Impedance		13.5			13.5		ohm	Average value during switching transition. Used for determining series termination value

PCI Clock Outputs, PCI1:5 and PCI_F (Lump Capacitance Test Load = 30pF)

		CPU = 66.6/100MHz						
Symbol	Parameter	Min	Тур	Max	Unit	Test Condition/Comments		
t _P	Period	30			ns	Measured on rising edge at 1.5V.		
t _H	High Time	12.0			ns	Duration of clock cycle above 2.4V.		
t_	Low Time	12.0			ns	Duration of clock cycle below 0.4V.		
t _R	Output Rise Edge Rate	1		4	V/ns	Measured from 0.4V to 2.4V.		
t _F	Output Fall Edge Rate	1		4	V/ns	Measured from 2.4V to 0.4V.		
t _D	Duty Cycle	45		55	%	Measured on rising and falling edge at 1.5V.		
t _{JC}	Jitter, Cycle-to-Cycle			250	ps	Measured on rising edge at 1.5V. Maximum difference of cycle time between two adjacent cycles.		
t _{SK}	Output Skew			500	ps	Measured on rising edge at 1.5V.		
to	CPU to PCI Clock Offset	1.5		4.0	ns	Covers all CPU/PCI outputs. Measured on rising edge at 1.5V. CPU leads PCI output.		
f _{ST}	Frequency Stabilization from Power-up (cold start)			3	ms	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.		
Z _o	AC Output Impedance		20		ohm	Average value during switching transition. Used for determining series termination value.		

Preliminary W48C111-11




REF Clock Output (Lump Capacitance Test Load = 20pF)

Symbol	Parameter	Min	Тур	Max	Unit	Test Condition/Comments
f	Frequency, Actual		14.318		MHz	Determined by crystal oscillator frequency
t _R	Output Rise Edge Rate	1.5		2	V/ns	Measured from 0.4V to 2.4V.
t _F	Output Fall Edge Rate	1.5		2	V/ns	Measured from 2.4V to 0.4V.
t _D	Duty Cycle	45		55	%	Measured on rising and falling edge at 1.5V.
f _{ST}	Frequency Stabilization from Power-up (cold start)			3	ms	Assumes full supply voltage reached within 1ms from power-up. Short cycles exist prior to frequency stabilization.
Z _o	AC Output Impedance		30		ohm	Average value during switching transition. Used for determining series termination value.



Mechanical Package Outline

Figure 3 28-Pin Small Shrink Outline Package (SSOP, 209 mils)



M B	.	DI	MENSIO	٧S	40	VARI-		D		N	
'	" M	IIN.	NOM.	MAX.	T _E	ATIONS	MIN.	NOM.	MAX.		
A	ι 1.	73	1.86	1.99		AA	6.07	6.20	6.33	14	
A	u 0.	05	0.13	0.21		AB	6.07	6.20	6.33	16	
A	ը 1.	68	1.73	1.78		AC	7.07	7.20	7.33	20	
b	0.	25	-	0.38	8,10	AD	8.07	8.20	8.33	24	
b1	1 0.	25	0.30	0.33	10	AE	10.07	10.20	10.33	28	
С		09	-	0.20	10	AF	10.07	10.20	10.33	30	
C1	1 0.	09	0.15	0.16	10						
		SEE V	VARIATION	IS	4						
E	5.	20	5.30	5.38	4						
е)	(0.65 BSC								
F		65	7.80	7.90						. /A F	DIATION AE
L		63	0.75	0.95	5				_	VAL	RIATION AF
L1			1.25 REF.					IC F	ESIGN	IEП	BUT NOT TOOLED
N			VARIATION		6			IO L	LOIGIN		BOT NOT TOOLED
00	- C)°	4°	8°							
R	₹ 0.	09	0.15								

THIS TABLE IN INCHES

S Y M		COMMO		ų	NOTE VARI-		4 D		6 N
1 %	MIN.	NOM.	MAX.	10 _{TE}	ATIONS	MIN.	NÕM.	MAX.	-14
A	.068	.073	.078		AA	239	.244	.249	14
Ai	.002	.005	.008		AB	.239	.244	.249	16
A ₂	.066	.068	.070		AC	.278	.284	.289	20
b	.010	-	.015	8,10	AD	.318	.323	.328	24
b1	.010	.012	.013	10	AE	.397	.402	.407	28
С	.004	-	.008	10	AF	.397	.402	.407	30
c1	.004	.006	.006	10					
D	SEE	VARIATION		4					
E	.205	.209	.212	4					
е		.0256 BSC							
H	.301	.307	.311						
L	.025	.030	.037	5					
L1		.049 REF.		6					
Ŋ	SEE VARIATIONS								
o	0° 4° 8°								
R	.004	.006							

IC WORKS, Inc. reserves the right to amend or discontinue this product without notice. Circuit and timing diagrams used the describe IC WORKS product operations and applications are included as a means of illustrating a typical product application. Complete information for design purposes is not necessarily given. This information has been carefully checked and is believed to be entirely reliable. IC WORKS, however, will not assume any responsibility for inaccuracies.

Life Support Applications:

IC WORKS products are not designed for use in life support applications, devices, or systems where malfunctions of the IC WORKS product can reasonably be expected to result in personal injury. IC WORKS customers using or selling IC WORKS products for use in such applications do so at their own risk and agree to fully indemnify IC WORKS for any damages resulting in such improper use or sale.