
## INTEGRATED CIRCUITS



Product specification IC23 Data Handbook

1998 Jan 30





## 74ALVT16260

#### **FEATURES**

- ESD protection exceeds 2000V per Mil-Std-883C, Method 3015; exceeds 200V using machine model
- Latch-up protection exceeds 500mA per JEDEC Standard JESD-17.
- Distributed V<sub>CC</sub> and GND pin configuration minimizes high-speed switching noise.
- Output capability (–32mA I<sub>OH</sub>, 64mA I<sub>OL</sub>).
- Bus hold inputs eliminate the need for external pull-up resistors.
- 5V I/O compatible
- Live insertion/extraction permitted
- Power-up 3-State
- Power-up Reset

#### DESCRIPTION

The 74ALVT16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor or bus-interface applications. This device is alto useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output enable ( $\overline{OE1B}$ ,  $\overline{OE2B}$ , and  $\overline{OEA}$ ) inputs control the bus transceiver functions. The  $\overline{OE1B}$  and  $\overline{OE2B}$  control signals also allow bank control in the A to B direction.

Address and/or data information can be stored using the internal storage latches. The latch enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch enable input is high, the latch is transparent. When the latch enable input goes low, the data present at the inputs is latched and remains latched until the latch enable input is returned high.

To ensure the high-impedance state during power-up or power-down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pull-up resistor; the minimum value of the resistor is determined by the current sinking capability of the driver.

The 74ALVT16260 is available in a 56-pin Shrink Small Outline Package (SSOP) and 56-pin Thin Shrink Small Outline Package (TSSOP).

#### QUICK REFERENCE DATA

SYMPOL	PARAMETER	CONDITIONS	TYPI		
SYMBOL	PARAMETER	$T_{amb} = 25^{\circ}C; GND = 0V$	2.5V	3.3V	
t <sub>PLH</sub>	Propagation delay	C <sub>1</sub> = 50 pF	3.5	2.8	
t <sub>PHL</sub>	nAx to nBx nBx to nAx	CL = 50 PF	3.3	2.6	ns
C <sub>IN</sub>	Input capacitance	$V_I = 0 V \text{ or } V_{CC}$	4	4	рF
C <sub>OUT</sub>	Output capacitance	$V_{I/O} = 0 V \text{ or } 5.0 V$	9	9	pF
I <sub>CCZ</sub>	Total supply current	Outputs disabled	100	80	μA

#### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	–40°C to +85°C	74ALVT16260 DL	AV16260 DL	SOT371-1
56-Pin Plastic TSSOP Type II	–40°C to +85°C	74ALVT16260 DGG	AV16260 DGG	SOT364-1

## 74ALVT16260

#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21	An	Data inputs/outputs (A)
23, 24, 26, 31, 33, 34, 36, 37, 38, 40, 41, 42	1Bn	Data inputs/outputs (B1)
6, 5, 3, 54, 52, 51, 49, 48, 47, 45, 44, 43	2Bn	Data inputs/outputs (B2)
1, 29, 56	OEA, OE1B, OE2B	Output enable input (active low)
2, 27, 30, 55	LE1B, LE2B, LEA1B, LEA2B	Latch enable inputs
28	SEL	B1/B2 input select input
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V <sub>CC</sub>	Positive supply voltage

#### **PIN CONFIGURATION**

OEA 1		56 OE2B
LE1B 2		55 LEA2B
2B3 3		54 2B4
GND 4		53 GND
2B2 5		52 2B5
2B1 6		51 2B6
V <sub>CC</sub> 7		50 V <sub>CC</sub>
A1 8		49 2B7
A2 9		48 2B8
A3 10		47 2B9
GND 11		46 GND
A4 12		45 2B10
A5 13		44 2B11
A6 14		43 2B12
A7 [15		42 1B12
A8 [16		41 1B11
A9 [17		40 1B10
GND 18		39 GND
A10 19		38 1B9
A11 20		37 1B8
A12 21		36 1B7
V <sub>CC</sub> 22		35 V <sub>CC</sub>
1B1 23		34 1B6
1B2 24		33 1B5
GND 25		32 GND
1B3 26		31 1B4
LE2B 27		30 LEA1B
SEL 28		29 OE1B
	SA0043	35

#### FUNCTION TABLES

#### B to A ( $\overline{OEB} = H$ )


	INPUTS					
1B	2B	SEL	LE1B	LE2B	OEA	А
н	Х	Н	н	Х	L	Н
L	Х	н	н	Х	L	L
X	Х	н	L	Х	L	A0
X	н	L	Х	Н	L	н
X	L	L	Х	н	L	L
X	Х	L	Х	L	L	A0
X	Х	Х	Х	Х	Н	Z

### A to B ( $\overline{OEA} = H$ )

		INPUTS			OUT	PUT
Α	LEA1B	LEA2B	OE1B	OE2B	1B	2B
Н	Н	Н	L	L	Н	Н
L	н	Н	L	L	L	L
Н	н	L	L	L	Н	2B0
L	н	L	L	L	L	2B0
Н	L	Н	L	L	1B0	н
L	L	Н	L	L	1B0	L
х	L	L	L	L	1B0	2B0
Х	х	Х	Н	Н	Z	z
Х	х	Х	L	Н	Active	z
Х	х	х	н	L	Z	Active
Х	х	Х	L	L	Active	Active

## 74ALVT16260

#### LOGIC DIAGRAM (POSITIVE LOGIC)



### 74ALVT16260

#### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>1</sub> < 0	-50	mA
VI	DC input voltage <sup>3</sup>		-0.5 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +7.0	V
		Output in Low state	128	
IOUT	DC output current	Output in High state	-64	- mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	2.5V RAN	2.5V RANGE LIMITS		3.3V RANGE LIMITS	
STMBOL		MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	2.3	2.7	3.0	3.6	V
VI	Input voltage	0	5.5	0	5.5	V
V <sub>IH</sub>	High-level input voltage	1.7		2.0		V
V <sub>IL</sub>	Input voltage		0.7		0.8	V
I <sub>ОН</sub>	High-level output current		-8		-32	mA
Le.	Low-level output current		8		32	mA
IOL	Low-level output current; current duty cycle $\leq$ 50%; f $\geq$ 1kHz		24		64	IIIA
Δt/Δv	Input transition rise or fall rate; Outputs enabled		10		10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	-40	+85	°C

### 74ALVT16260

#### DC ELECTRICAL CHARACTERISTICS ( $3.3V \pm 0.3V$ RANGE)

		TEST CONDITIONS			LIMITS		UNIT
SYMBOL	PARAMETER			Temp =	-40°C to	+85°C	
				MIN	TYP <sup>1</sup>	MAX	
VIK	Input clamp voltage	$V_{CC} = 3.0V; I_{IK} = -18mA$			-0.85	-1.2	V
Maria	High-level output voltage	$V_{CC} = 3.0$ to 3.6V; $I_{OH} = -100\mu A$		V <sub>CC</sub> _0.2	V <sub>CC</sub>		V
V <sub>OH</sub>	High-level output voltage	$V_{CC} = 3.0V; I_{OH} = -32mA$		2.0	2.3		v
		$V_{CC} = 3.0V; I_{OL} = 100\mu A$			0.07	0.2	
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA			0.25	0.4	v
VOL	Low-level output voltage	V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 32mA			0.3	0.5	Ň
		$V_{CC} = 3.0V; I_{OL} = 64mA$			0.4	0.55	
V <sub>RST</sub>	Power-up output low voltage <sup>6</sup>	$V_{CC} = 3.6V$ ; $I_{O} = 1mA$ ; $V_{I} = V_{CC}$ or GND				0.55	V
		$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}$	Control pins	1	0.1	±1	μΑ
		V <sub>CC</sub> = 0 or 3.6V; V <sub>I</sub> = 5.5V			0.1	10	
łı	Input leakage current	$V_{CC} = 3.6V; V_{I} = V_{CC}$	Data pins <sup>4</sup>	1	0.1	1	
		$V_{CC} = 3.6V; V_{I} = 0V$			0.1	-5	
I <sub>OFF</sub>	Off current	$V_{CC} = 0V; V_1 \text{ or } V_0 = 0 \text{ to } 4.5V$			0.1	±100	μΑ
	Bus Hold current	$V_{CC} = 3V; V_{I} = 0.8V$		75	130		μA
I <sub>HOLD</sub>	Data inputs <sup>7</sup>	$V_{CC} = 3V; V_1 = 2.0V$		-75	-140		
	Data inputs.	$V_{CC} = 0V$ to 3.6V; $V_{CC} = 3.6V$		±500			
$I_{EX}$	Current into an output in the High state when $V_O > V_{CC}$	$V_{O} = 5.5$ V; $V_{CC} = 3.0$ V			10	125	μA
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	$V_{CC} \le 1.2V$ ; $V_O = 0.5V$ to $V_{CC}$ ; $V_I = GND$ OE/OE = Don't care	or V <sub>CC</sub>		1	±100	μA
I <sub>OZH</sub>	3-State output High current	$V_{CC} = 3.6V; V_O = 3.0V; V_I = V_{IL} \text{ or } V_{IH}$		1	0.5	5	μA
I <sub>OZL</sub>	3-State output Low current	$V_{CC} = 3.6V; V_{O} = 0.5V; V_{I} = V_{IL} \text{ or } V_{IH}$		1	0.5	-5	μΑ
Іссн		$V_{CC} = 3.6V$ ; Outputs High, $V_I = GND$ or $V_{CC}$ , $I_O = 0$		1	0.04	0.1	
I <sub>CCL</sub>	Quiescent supply current	$V_{CC}$ = 3.6V; Outputs Low, $V_I$ = GND or $V_{CC}$ , $I_O = 0$			3.7	6	mA
I <sub>CCZ</sub>	1	$V_{CC}$ = 3.6V; Outputs Disabled; $V_{I}$ = GND	or $V_{CC}$ , $I_0 = 0^5$		0.04	0.1	
$\Delta I_{CC}$	Additional supply current per input pin <sup>2</sup>	$V_{CC} = 3V$ to 3.6V; One input at $V_{CC}$ -0.6V Other inputs at $V_{CC}$ or GND	,		0.04	0.4	mA

NOTES:

1. All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> =  $25^{\circ}$ C.

2. This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND 3. This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> =  $3.3V \pm 0.2V$  a transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.

Unused pins at V<sub>CC</sub> or GND.
 I<sub>CCZ</sub> is measured with outputs pulled up to V<sub>CC</sub> or pulled down to ground.
 For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

7. This is the bus hold overdrive current required to force the input to the opposite logic state.

### 74ALVT16260

#### AC ELECTRICAL CHARACTERISTICS (3.3V $\pm$ 0.3V RANGE)

GND = 0V;  $t_R$  =  $t_F$  = 2.5ns;  $C_L$  = 50pF;  $R_L$  = 500 $\Omega$ 

SYMBOL	PARAMETER		T <sub>an</sub> V	UNIT			
Γ	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	1	
t <sub>PLH</sub>	A or B	DetA	1	2.8	4.8	ns	
t <sub>PHL</sub>	A or B	B or A	1	2.6	4.6	ns	
t <sub>PLH</sub>	ΤĒ	A or B	1.1	2.9	4.6	ns	
t <sub>PHL</sub>		AOIB	1.1	3.1	4.7	ns	
	SEL (B1)	А	1.3	2.3	3.4	ns	
t <sub>PLH</sub>	SEL (B2)	А	1.1	2.4	3.8	ns	
	SEL (B1)	А	1.5	2.4	3.6	ns	
t <sub>PHL</sub>	SEL (B2)	А	1.6	2.4	3.6	ns	
t <sub>PZH</sub>	۵F	A ca D	1	2.3	4.2	ns	
t <sub>PZL</sub>	ŌĒ	UE OE	A or B	1.6	2.3	4.0	ns
t <sub>PHZ</sub>		A ca D	2.2	4.4	6.0	ns	
t <sub>PLZ</sub>	ŌĒ	A or B	1.3	3.1	5.0	ns	

#### AC SETUP CHARACTERISTICS (3.3V $\pm$ 0.3V RANGE)

 $GND = 0V; t_R = t_F = 2.5ns; C_L = 50pF; R_L = 500\Omega$ 

SYMBOL PARAMETER		T <sub>amb</sub> = −40°C to +85°C V <sub>CC</sub> = +3.3V ± 0.3V		UNIT
		MIN	MAX	
t <sub>w</sub>	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3		ns
t <sub>su</sub>	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B $\downarrow$	1		ns
t <sub>h</sub>	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B $\downarrow$	1		ns

### 74ALVT16260

#### DC ELECTRICAL CHARACTERISTICS (2.5V ± 0.2V RANGE)

					LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS		RAMETER TEST CONDITIONS		Temp =	-40°C to	+85°C	
				MIN	TYP <sup>1</sup>	MAX			
VIK	Input clamp voltage	$V_{CC} = 2.3V; I_{IK} = -18mA$			-0.85	-1.2	V		
V <sub>OH</sub>	High-level output voltage	$V_{CC} = 2.3$ to 3.6V; $I_{OH} = -100\mu A$		V <sub>CC</sub> -0.2	V <sub>CC</sub>		v		
VOH	nigh-level output voltage	$V_{CC} = 2.3V; I_{OH} = -8mA$		1.8	2.1		v		
V <sub>OL</sub>	Low-level output voltage	$V_{CC} = 2.3V; I_{OL} = 100\mu A$			0.07	0.2			
VOL	Low-level output voltage	$V_{CC} = 2.3V; I_{OL} = 24mA$			0.3	0.5			
V <sub>RST</sub>	Power-up output low voltage <sup>7</sup>	$V_{CC} = 2.7V$ ; $I_{O} = 1mA$ ; $V_{I} = V_{CC}$ or GND				0.55	V		
		$V_{CC} = 2.7V$ ; $V_I = V_{CC}$ or GND	Control pins		0.1	±1			
L.	Input leakage current	$V_{CC} = 0 \text{ or } 2.7 \text{V}; \text{ V}_{\text{I}} = 5.5 \text{V}$			0.1	10	μA		
łı	input leakage current	$V_{CC} = 2.7V; V_{I} = V_{CC}$	Data pins <sup>4</sup>		0.1	1			
		$V_{CC} = 2.7V; V_I = 0$	Data pins		0.1	-5			
I <sub>OFF</sub>	Off current	$V_{CC} = 0V$ ; $V_I$ or $V_O = 0$ to 4.5V			0.1	±100	μA		
I <sub>HOLD</sub>	Bus Hold current	$V_{CC} = 2.3V; V_{I} = 0.7V$			90		μA		
	Data inputs <sup>6</sup>	V <sub>CC</sub> = 2.3V; V <sub>I</sub> = 1.7V			-10		μΑ		
$I_{EX}$	Current into an output in the High state when $V_O > V_{CC}$	V <sub>O</sub> = 5.5V; V <sub>CC</sub> = 2.3V			10	125	μA		
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	$V_{CC} \le 1.2$ V; $V_O = 0.5$ V to $V_{CC}$ ; $V_I = GNE OE/OE = Don't care$	) or V <sub>CC</sub> ;		1	100	μA		
I <sub>OZH</sub>	3-State output High current	$V_{CC} = 2.7V; V_{O} = 2.3V; V_{I} = V_{IL} \text{ or } V_{IH}$			0.5	5	μΑ		
I <sub>OZL</sub>	3-State output Low current	$V_{CC} = 2.7V; V_{O} = 0.5V; V_{I} = V_{IL} \text{ or } V_{IH}$			0.5	-5	μΑ		
ICCH		$V_{CC}$ = 2.7V; Outputs High, $V_{I}$ = GND or V	V <sub>CC</sub> , I <sub>O =</sub> 0		0.04	0.1			
I <sub>CCL</sub>	Quiescent supply current	$V_{CC} = 2.7V$ ; Outputs Low, $V_I = GND$ or $V_{CC}$ , $I_O = 0$			2.7	4.5	mA		
I <sub>CCZ</sub>	1	$V_{CC}$ = 2.7V; Outputs Disabled; $V_{I}$ = GND	) or $V_{CC, I_{O}} = 0^5$		0.04	0.1			
$\Delta I_{CC}$	Additional supply current per input pin <sup>2</sup>	$V_{CC}$ = 2.3V to 2.7V; One input at $V_{CC}$ -0. Other inputs at $V_{CC}$ or GND	6V,		0.04	0.4	mA		

NOTES:

All typical values are at V<sub>CC</sub> = 2.5V and T<sub>amb</sub> = 25°C.
 This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND
 This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 2.5V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
 Unused pins at V<sub>CC</sub> or GND.

I<sub>CCZ</sub> is measured with outputs pulled up to V<sub>CC</sub> or pulled down to ground.
 Not guaranteed.

7. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

### 74ALVT16260

#### AC ELECTRICAL CHARACTERISTICS (2.5V $\pm$ 0.2V RANGE)

GND = 0V;  $t_R$  =  $t_F$  = 2.5ns;  $C_L$  = 50pF;  $R_L$  = 500 $\Omega$ 

SYMBOL	PARAMETER			$T_{amb}$ = -40°C to +85°C $V_{CC}$ = +2.5V $\pm$ 0.2V			
	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	]	
t <sub>PLH</sub>	A or B	B or A	1	3.5	5.3	ns	
t <sub>PHL</sub>	AUIB	BUIA	1	3.3	5.4	ns	
t <sub>PLH</sub>	· LE	A or B	1.1	3.9	6.0	ns	
t <sub>PHL</sub>			1.1	4.2	6.2	ns	
	SEL (B1)	A	1.3	2.9	4.5	ns	
t <sub>PLH</sub>	SEL (B2)	A	1.1	3.3	4.8	ns	
	SEL (B1)	A	1.5	3.0	4.5	ns	
t <sub>PHL</sub>	SEL (B2)	A	1.6	3.2	4.6	ns	
t <sub>PZH</sub>	OE	A or P	1	3.1	5.0	ns	
t <sub>PZL</sub>		A or B	1.6	2.0	3.0	ns	
t <sub>PHZ</sub>	OE	A or P	2.2	4.0	6.6	ns	
t <sub>PLZ</sub>		A or B	1.3	2.0	3.4	ns	

#### AC SETUP CHARACTERISTICS (2.5V $\pm$ 0.2V RANGE)

 $GND = 0V; t_R = t_F = 2.5ns; C_L = 50pF; R_L = 500\Omega$ 


SYMBOL	PARAMETER	T <sub>amb</sub> = -40° V <sub>CC</sub> = +2.	UNIT		
		MIN	МАХ		
t <sub>w</sub>	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3		ns	
t <sub>su</sub>	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B $\downarrow$	1		ns	
t <sub>h</sub>	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B $\downarrow$	1		ns	

## 74ALVT16260


#### AC WAVEFORMS

 $V_M = 1.5V$  for all waveforms

The outputs are measured one at a time with one transition per measurement.







All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10MHz,  $Z_0 = 50\Omega$ ,  $t_r \leq 2.5ns$ ,  $t_f \leq 2.5ns$ . **Figure 2. Propagation delay times;** inverting and non-inverting outputs





Figure 3. Setup and hold times



Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Figure 4. Enable and disable times; low- and high-level enabling





Figure 5. Test load circuit

## 74ALVT16260




	OUTLINE		REFER	ENCES		EUROPEAN PROJECTION	ISSUE DATE
	VERSION	IEC	JEDEC	EIAJ			ISSUE DATE
	SOT371-1		MO-118AB				<del>-93-11-02-</del> 95-02-04

#### 1988 Jan 30

## 12-bit to 24-bit multiplexed D-type latches (3-State)

### 74ALVT16260

Product specification



12

## 74ALVT16260

NOTES

## 74ALVT16260

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Document order number:

print code

Date of release: 05-96 9397-750-03337

Let's make things better.





lips Semiconductor	rs Home			
du Buy lo online MySe Co	onta Product Information			
	74ALVT1	6260; 12-	Information as of 2003-0 My.Semiconductors.CO	
	bit to 24-	bit	Your personal service fr Philips Semiconductors.	om Use right mouse button to
	multiplex	ed D-type	Please register now ! Stay informed	Download datasheet
Products	∎latches (3	B-State)	Suy monied	
MultiMarket	``			
Semiconductors	General description	- Features	• Applications	• <u>Datasheet</u>
<ul> <li>Product Selector</li> </ul>	I III Block diagram □ Products & packages	Buy online     Drametrics	• <u>Support &amp; tools</u> • Similar products	Email/translate
Catalog by Function Catalog by System Cross-reference Packages End of Life information Distributors Go	be multiplexed onto, or demultiplexing of addr memory-interleaving a	a 12-bit to 24-bit multiplex demultiplexed from, a sin ess and data information in pplications.	gle data path. Typical appli n microprocessor or bus-inte	plications where two separate data p cations include multiplexing and/or erface applications. This device is a address and/or data transfer. The o
• <u>Here!</u> • <u>Models</u>		A) inputs control the bus t		E1B and OE2B control signals also
✓ <u>SoC solutions</u>	and LEA2B) inputs are	used to control data storage	ge. When the latch enable ir	nes. The latch enable (LE1B, LE2B nput is high, the latch is transparent ins latched until the latch enable in

To ensure the high-impedance state during power-up or power-down, OE should be tied to V<sub>cc</sub> through a pull-up resistor; the minimum value of the resistor is determined by the current sinking capability of the driver.

The 74ALVT16260 is available in a 56-pin Shrink Small Outline Package (SSOP) and 56-pin Thin Shrink Small Outline Package (TSSOP).

## **Features**

- ESD protection exceeds 2000V per Mil-Std-883C, Method 3015; exceeds 200V using machine model
- Latch-up protection exceeds 500mA per JEDEC Standard JESD-17.
- Distributed  $V_{cc}$  and GND pin configuration minimizes high-speed switching noise.
- + Output capability (-32mA I  $_{OH}$  , 64mA I  $_{OL}$  ).
- Bus hold inputs eliminate the need for external pull-up resistors.
- 5V I/O compatible
- Live insertion/extraction permitted
- Power-up 3-State
- · Power-up Reset

## Applications

AN203\_2: Test Fixtures for High Speed Logic (date 02-Apr-98)

AN214\_2: 74F extended octal-plus family applications (date 01-Jun-88)

AN215\_2: 74FXXXX Light Load input products (date 01-Apr-88)

AN220\_1: Synchronizing and clock driving solutions - using the 74F50XXX family (date 01-Sep-89)

AN2301: Simulation Support for Philips' Advanced BiCMOS Products

AN240: Interfacing 3 Volt and 5 Volt Applications

AN243: LVT (Low Voltage Technology) and ALVT (Advanced LVT) (date 01-Jan-98)

AN246: Transmission Lines and Terminations with Philips Advanced Logic Families

# Datasheet

<u>Type number</u>	<u>Title</u>	Publication release date	Datasheet status	Page count	File size (kB)	Datasheet
	12-bit to 24-bit multiplexed D-type latches (3-State)	1/30/1998	Product specification	14	101	Download

# Blockdiagram(s)

Block diagram of 74ALVT16260DGG

# Parametrics

Type number	Package	Description	Propagation Delay(ns)	Voltage	of	Power Dissipation Considerations	Logic Switching Levels	Output Drive Capability
74ALVT16260DGG	<u>SOT364-1</u> (TSSOP56)	2.5/3.3V 12- Bit to 24-Bit Multiplexed D-Type Latch with Bus Hold (3- State)	4~6	Low	56	None	TTL	High
74ALVT16260DL	<u>SOT371-1</u> (SSOP56)	2.5/3.3V 12- Bit to 24-Bit Multiplexed D-Type Latch with Bus Hold (3- State)	4~6	Low	56	None	TTL	High

# Products, packages, availability and ordering

<u>Type number</u>	<u>North American</u> type number	Ordering code (12NC)	Marking/Packing	Package	Device status	Buy online
74ALVT16260DGG	74ALVT16260DG	9352 603 44112	Standard Marking * Tube	<u>SOT364-1</u> (TSSOP56)	Full production	order this -
	74ALVT16260DG- T	9352 603 44118	Standard Marking * Reel Pack, SMD, 13"		Full production	order this -
74ALVT16260DL	74ALVT16260DL	9352 603 45112	Standard Marking * Tube	<u>SOT371-1</u> (SSOP56)	Full production	order this -
	74ALVT16260DL- T	9352 603 45118	Standard Marking * Reel Pack, SMD, 13"	<u>SOT371-1</u> (SSOP56)	Full production	order this -

## Similar products

74ALVT16260 links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

# Support & tools

Innovative Low Voltage Logic Solutions(date 01-Aug-00)

Introduction to Advanced BiCMOS Logic Products(date 01-Mar-98)

Family specifications ALVT16, family characteristics(date 01-Mar-98)

Introduction to Advanced Low-Voltage Technology(date 01-Mar-98)

Advanced BiCMOS features(date 01-Jan-98)

# Email/translate this product information

- Email this product information.
- Translate this product information page from English to:

The English language is the official language used at the semiconductors.philips.com website and webpages. All translations on this website are created through the use of <u>Google Language Tools</u> and are provided for convenience purposes only. No rights can be derived from any translation on this website.

About this Web Site

Copyright © 2003 Koninklijke Philips N.V. All rights reserved. | Privacy Policy |

| Koninklijke Philips N.V. | Access to and use of this Web Site is subject to the following Terms of Use. |