SMKS891B - AUGUST 1996 - REVISED MARCH 1997

This data sheet is applicable to TMS41x160As and TMS42x160A/Ps symbolized by Revision "E" and subsequent revisions as described in the device symbolization section.

- Organization . . .  $1048576 \times 16$
- Single Power Supply (5 V or 3.3 V)
- **Performance Ranges:**

ACCESS	ACCESS	ACCESS	READ/
TIME	TIME	TIME	WRITE
†RAC	tCAC	taa	CYCLE
MAX	MAX	MAX	MIN
50 ns	13 ns	25 ns	90 ns
60 ns	15 ns	30 ns	110 ns
70 ns	18 ns	35 ns	130 ns
60 50 ns	13 ns	25 ns	90 ns
60 ns	15 ns	30 ns	110 ns
70 70 ns	18 ns	35 ns	130 ns
	TIME tRAC MAX 50 ns 60 ns 70 ns 60 50 ns 60 60 ns	TIME TIME  tRAC tCAC  MAX MAX  50 ns 13 ns  60 ns 15 ns  70 ns 18 ns  60 50 ns 13 ns  60 60 ns 15 ns	tRAC tCAC tAA MAX MAX 50 ns 13 ns 25 ns 60 ns 15 ns 30 ns 70 ns 18 ns 35 ns 60 50 ns 13 ns 25 ns 60 60 ns 15 ns 30 ns

- **Enhanced Page-Mode Operation With** xCAS-Before-RAS (xCBR) Refresh
- Long Refresh Period and Self-Refresh Option (TMS42x160AP)
- 3-State Unlatched Output
- **Low Power Dissipation**
- **High-Reliability Plastic 42-Lead** 400-Mil-Wide Surface-Mount Small-Outline J-Lead (SOJ) Package (DZ Suffix) and 44/50-Lead Surface-Mount Thin Small-Outline Package (TSOP) (DGE Suffix)
- **Operating Free-Air Temperature Range** 0°C to 70°C
- **Fabricated Using Enhanced Performance** Implanted CMOS (EPIC™) Technology by Texas Instruments (TI™)

### **AVAILABLE OPTIONS**

DEVICE	POWER SUPPLY	SELF- REFRESH, BATTERY BACKUP	REFRESH CYCLES
TMS418160A	5 V	_	1 024 in 16 ms
TMS416160A	. 5 V		4 096 in 64 ms
TMS426160A	3.3 V	<del></del>	4 096 in 64 ms
TMS426160AP	3.3 V	Yes	4 096 in 128 ms
TMS428160A	3.3 V	_	1 024 in 16 ms
TMS428160AP	3.3 V	Yes	1 024 in 128 ms

	GE PAC TOP VI		_	_	Z PACK TOP VI		
V <sub>DD</sub> [ DQ0 [ DQ1 [ DQ2 [ DQ3 [ V <sub>DD</sub> [ DQ4 [ DQ5 [ DQ6 [ DQ7 [	5 6 7 8 9	48 47 46 45 44 43 42 41	DQ15 DQ14 DQ13 DQ12 VSS DQ11	VDD [DQ0 [DQ1 [DQ2 [DQ3 [DQ4 [DQ5 [DQ6 [DQ7 [DQ6 [DQ6 [DQ7 [DQ6 [DQ6 [DQ6 [DQ6 [DQ6 [DQ6 [DQ6 [DQ6	9	42 41 40 39 38 37 36 35 34 33 32	DQ13 DQ12 V <sub>SS</sub> DQ11 DQ10 DQ9 DQ8
NC [ NC [ W [ RAS [ A11† [ A0 [ A1 [ A2 [ A3 [ VDD [	15 16 17 18 19 20 21 22	36 35 34 33 32 31 30 29 28	NC LCAS UCAS OE A9 A8 A7 A6 A5 A4 V <sub>SS</sub>	NC [ W [ RAS [ A11† ] A10† [ A0 [ A1 ] A2 [ VDD ]	12 13 14 15 16 17	31 30 29 28 27 26	LCAS UCAS OE A9 A8 A7 A6 A5

PIN NOMENCLATURE								
A0-A11 DQ0-DQ15 LCAS UCAS NC OE RAS VDD VSS W	Address Inputs Data In/Data Out Lower Column-Address Strobe Upper Column-Address Strobe No Internal Connection Output Enable Row-Address Strobe 5-V or 3.3-V Supply‡ Ground Write Enable							

- TA10 and A11 are NC for TMS4x8160A and TMS428160AP.
- ‡ See Available Options Table



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and TI are trademarks of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty Production processing does not necessarily include testing of all



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251-1443

# description

The TMS4xx160A series is a set of high-speed, 16777216-bit dynamic random-access memories (DRAMs) organized as 1048576 words of 16 bits each. The TMS42x160AP series is a similar set of high-speed, low-power, self-refresh, 16 777 216-bit DRAMs organized as 1048576 words of 16 bits each, Both sets employ state-of-the-art EPIC technology for high performance, reliability, and low power at low cost.


These devices feature maximum RAS access times of 50, 60, and 70 ns. All address and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS416160A and TMS418160A are offered in a 42-lead plastic surface-mount SOJ package (DZ suffix). The TMS426160A/P and TMS428160A/P are offered in a 42-lead plastic surface-mount SOJ package (DZ suffix) and a 44/50-lead plastic surface-mount TSOP (DGE suffix). These packages are designed for operation from 0° to 70°C.



SMKS891B - AUGUST 1996 - REVISED MARCH 1997


# logic symbol (TMS416160A and TMS426160A/P)†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown correspond to the DZ package.



# logic symbol (TMS418160A and TMS428160A/P)†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown correspond to the DZ package.




SMKS891B - AUGUST 1996 - REVISED MARCH 1997

# functional block diagram (TMS416160A and TMS426160A/P)



# functional block diagram (TMS418160A and TMS428160A/P)





SMKS891B - AUGUST 1996 - REVISED MARCH 1997

# operation

# dual xCAS

Two xCAS pins (LCAS and UCAS) are provided to give independent control of the 16 data I/O pins (DQ0-DQ15), with LCAS corresponding to DQ0-DQ7 and UCAS corresponding to DQ8-DQ15. Each xCAS going low enables its corresponding DQx pin.

In write cycles, data-in setup and hold time ( $t_{DS}$  and  $t_{DH}$ ) and write-command setup and hold time ( $t_{WCS}$ ,  $t_{CWL}$  and  $t_{WCH}$ ) must be satisfied for each individual xCAS to ensure writing into the storage cells of the corresponding DQ pins.

Different modes of operation for upper and lower bytes in one cycle are not allowed, such as the example shown in Figure 1.




Figure 1. Illegal Dual-xCAS Operation

# enhanced-page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{RAS}$  low time and the  $\overline{xCAS}$  page-mode cycle time used. With minimum  $\overline{xCAS}$  page-cycle time, all columns can be accessed without intervening  $\overline{RAS}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{RAS}$ . The buffers act as transparent or flow-through latches while  $\overline{xCAS}$  is high. The falling edge of the first  $\overline{xCAS}$  latches the column addresses. This performance improvement is referred to as enhanced-page mode. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode because data retrieval begins as soon as the column address is valid rather than when  $\overline{xCAS}$  transitions low. A valid column address may be presented immediately after t  $_{RAH}$  (row-address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{xCAS}$ . In this case, data is obtained after t  $_{CAC}$  maximum (access time from  $\overline{xCAS}$  low) if t<sub>AA</sub> maximum (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{xCAS}$  goes high, minimum access time for the next cycle is determined by t<sub>CPA</sub>.



SMKS891B - AUGUST 1996 - REVISED MARCH 1997

# address: A0-A11 (TMS4x6160A, TMS426160AP) and A0-A9 (TMS4x8160A, TMS428160AP)

Twenty address bits are required to decode each of the 1048576 storage cell locations. For the TMS416160A and TMS426160A/P, 12 row-address bits are set up on A0 through A11 and latched onto the chip by  $\overline{\text{RAS}}$ . Eight column-address bits are set up on A0 through A7 and latched onto the chip by the first  $\overline{\text{xCAS}}$ . For the TMS418160A and TMS428160A/P, 10 row-address bits are set up on A0–A9 and latched onto the chip by  $\overline{\text{RAS}}$ . Ten column-address bits are set up on A0–A9 and latched onto the chip by the first  $\overline{\text{xCAS}}$ . All addresses must be stable on or before the falling edge of  $\overline{\text{RAS}}$  and  $\overline{\text{xCAS}}$ .  $\overline{\text{RAS}}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{\text{xCAS}}$  is used as a chip select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

The column address is latched on the first  $\overline{xCAS}$  falling edge with address setup and hold parameters referenced to that edge. In order to latch in a new column address, both  $\overline{xCAS}$  pins must be brought high. The column-precharge time (see parameter t  $\overline{CP}$ ) is measured from the last  $\overline{xCAS}$  rising edge to the first  $\overline{xCAS}$  falling edge of the new cycle. Keeping a column address valid while toggling  $\overline{xCAS}$  requires a minimum hold time, t<sub>CLCH</sub>. During t<sub>CLCH</sub>, at least one  $\overline{xCAS}$  must be brought low before the other  $\overline{xCAS}$  is taken high.

# write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on  $\overline{W}$  selects the read mode and a logic low selects the write mode. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{xCAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation independent of the state of  $\overline{OE}$ . This permits early-write operation to be completed with  $\overline{OE}$  grounded.

# data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{xCAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to a  $\overline{xCAS}$  falling edge and the data is strobed into the on-chip data latch for the corresponding DQs with setup and hold times referenced to this  $\overline{xCAS}$  signal.

In a delayed-write or read-modify-write cycle,  $\overline{xCAS}$  is already low and the data is strobed in by  $\overline{W}$  with setup and hold times referenced to this signal. In this cycle,  $\overline{OE}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines (see parameter t  $\overline{OED}$ ).

### data out (DQ0-DQ15)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  and  $\overline{\text{OE}}$  are brought low. In a read cycle, the output becomes valid after the access time interval t  $\overline{\text{CAC}}$  (which begins with the negative transition of  $\overline{\text{xCAS}}$ ) as long as  $\overline{\text{t}_{RAC}}$  (access time from  $\overline{\text{RAS}}$ ) and  $\overline{\text{t}_{AA}}$  (access time from column address) are satisfied. The delay time from  $\overline{\text{xCAS}}$  low to valid data out is measured from each individual  $\overline{\text{xCAS}}$  to its corresponding DQx pin.

# output enable (OE)

 $\overline{\text{OE}}$  controls the impedance of the output buffers. When  $\overline{\text{OE}}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{\text{OE}}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{\text{RAS}}$  and  $\overline{\text{xCAS}}$  to be brought low (until either  $\overline{\text{OE}}$  or  $\overline{\text{xCAS}}$  is brought high) for the output buffers to go into the low-impedance state.

### RAS-only refresh

# TMS4x6160A, TMS426160AP

A refresh operation must be performed at least once every 64 ms (128 ms for TMS426160AP) to retain data. This can be achieved by strobing each of the 4096 rows (A0-A11). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding both  $\overline{xCAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.



SMKS891B - AUGUST 1996 - REVISED MARCH 1997

### TMS4x8160A, TMS428160AP

A refresh operation must be performed once every 16 ms (128 ms for TMS428160AP) to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding both  $\overline{xCAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

### hidden refresh

 $\frac{\text{Hidden}}{\text{xCAS}}$  at  $V_{\text{IL}}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored, and the refresh address is generated internally.

# xCAS-before-RAS (xCBR) refresh

xCBR refresh is utilized by bringing at least one  $\overline{xCAS}$  low earlier than  $\overline{RAS}$  (see parameter  $t_{CSR}$ ) and holding it low after  $\overline{RAS}$  falls (see parameter  $t_{CHR}$ ). For successive xCBR refresh cycles,  $\overline{xCAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.

# battery-backup refresh

### TMS426160AP

A low-power battery-backup refresh mode that requires less than 350  $\,\mu\text{A}$  of refresh current is available on the TMS426160AP. Data integrity is maintained using xCBR refresh with a period of 31.25  $\,\mu\text{s}$  while holding RAS low for less than 300 ns. To minimize current consumption, all input levels must be at CMOS levels ( $V_{IL} < 0.2 \text{ V}$ ,  $V_{IH} > V_{DD} - 0.2 \text{ V}$ ).

### TMS428160AP

A low-power battery-backup refresh mode that requires less than 350  $\,\mu\text{A}$  of refresh current is available on the TMS428160AP. Data integrity is maintained using xCBR refresh with a period of 125  $\,\mu\text{s}$  while holding RAS low for less than 300 ns. To minimize current consumption, all input levels must be at CMOS levels (V  $_{IL} < 0.2$  V,  $_{VIH} > V_{DD} = 0.2$  V).

# self-refresh (TMS42x160AP)

The self-refresh mode is entered by dropping  $\overline{xCAS}$  low prior to  $\overline{RAS}$  going low. Then  $\overline{xCAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu s$ . The chip is then refreshed internally by an on-board oscillator. No external address is required because the xCBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{RAS}$  and  $\overline{xCAS}$  are brought high to satisfy t<sub>CHS</sub>. Upon exiting self-refresh mode, a burst refresh (which refreshes a full set of row addresses) must be executed before continuing with normal operation. The burst refresh ensures that the DRAM is completely refreshed.

## power up

To achieve proper device operation, an initial pause of 200  $\,\mu$ s, followed by a minimum of eight initialization cycles, is required after power up to the full V  $_{DD}$  level. These eight initialization cycles must include at least one refresh ( $\overline{RAS}$ -only or xCBR) cycle.



SMKS891B - AUGUST 1996 - REVISED MARCH 1997

absolute maximum ratings over opera	ting free-air temperature ra	nge (unless otherwise noted)†
Supply voltage range, V <sub>DD</sub> :	TMS41x160A	
	TMS42x160A, TMS42x160AP	– 0.5 V to 4.6 V
Voltage range on any pin (see Note 1):	TMS41x160A	1 V to 7 V
	TMS42x160A, TMS42x160AP	– 0.5 V to 4.6 V
Short-circuit output current		50 mA
Power dissipation		1 W
Operating free-air temperature range, T	A	0°C to 70°C
Storage temperature range, T <sub>stg</sub>		– 55 C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

		TM	TMS41x160A			TMS42x160A/P			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
$V_{DD}$	Supply voltage	4.5	5	5.5	3	3.3	3.6	٧	
VSS	Supply voltage		0			0		>	
VIH	High-level input voltage	2.4		6.5	2		V <sub>DD</sub> + 0.3	>	
VIL	Low-level input voltage (see Note 2)	- 1		0.8	- 0.3		0.8	٧	
TA	Operating free-air temperature	0		70	0		70	°Ç	

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

NOTE 1: All voltage values are with respect to VSS.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

# TMS416160A

	PARAMETER	Trot courtieuet	'41616	60A-50	'41616	0A-60	'416160A-70		LINUT
	PANAMETEN	TEST CONDITIONS†	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		٧
VoL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
կ	Input current (leakage)	$V_{DD}$ = 5.5 V, $V_{I}$ = 0 V to 6.5 V, All others = 0 V to $V_{DD}$		± 10		± 10		± 10	μА
ō	Output current (leakage)	$\frac{V_{DD}}{xCAS}$ high $V_{O} = 0 \text{ V to V}_{DD}$ ,		± 10		± 10		± 10	μА
l <sub>CC1</sub> ‡§	Average read- or write-cycle current	V <sub>DD</sub> = 5.5 V, Minimum cycle		110		90		80	mA
loos		V <sub>IH</sub> = 2.4 V (TTL), After one memory cycle, RAS and xCAS high		2		2		2	mA
I <sub>CC2</sub>	Average standby current	V <sub>IH</sub> = V <sub>DD</sub> - 0.2 V (CMOS), After one memory cycle, RAS and xCAS high		1		1		1	mA
I <sub>CC3</sub> §	Average refresh current (RAS-only refresh or xCBR)	VDD = 5.5 V, Minimum cycle,  RAS cycling,  XCAS high (RAS only),  RAS low after XCAS low (XCBR)		110		90		80	mA
ICC4 <sup>‡¶</sup>	Average page current	$\frac{V_{DD}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{PC} = MIN,}{xCAS} \text{ cycling}$		100		90		80	mA

T For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change during each page cycle, bc

SMKS891B - AUGUST 1996 - REVISED MARCH 1997

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

# TMS418160A

PARAMETER			'41816	0A-50	'41816	0A-60	'418160A-70		UNIT
	PARAMETER	TEST CONDITIONS†	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VOH	High-level output voltage	I <sub>OH</sub> = - 5 mA	2.4		2.4		2.4		٧
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	٧
lį.	Input current (leakage)	$V_{DD}$ = 5.5 V, $V_{I}$ = 0 V to 6.5 V, All others = 0 V to $V_{DD}$		± 10		± 10		± 10	μА
lo	Output current (leakage)	$\frac{V_{DD}}{xCAS}$ high $V_{O} = 0 \text{ V to V}_{DD}$ ,		± 10		± 10		± 10	μΑ
<sup>I</sup> CC1 <sup>‡§</sup>	Average read- or write-cycle current	V <sub>DD</sub> = 5.5 V, Minimum cycle		180		160		150	mA
	Average standby current	V <sub>IH</sub> = 2.4 V (TTL), After one memory cycle, RAS and xCAS high		2		2		2	mA
<sup>1</sup> CC2		V <sub>IH</sub> = V <sub>DD</sub> - 0.2 V (CMOS), After one memory cycle, RAS and xCAS high		1		1		1	mA
ICC3 <sup>§</sup>	Average refresh current (RAS-only refresh or xCBR)	VDD = 5.5 V, Minimum cycle, RAS cycling, xCAS high (RAS only), RAS low after xCAS low (xCBR)		180		160		150	mA
ICC4 <sup>‡¶</sup>	Average page current	$\frac{V_{DD}}{RAS} = 5.5 \text{ V}, \qquad \frac{\text{tpC} = MIN,}{\text{xCAS cycling}}$		110		90		80	mA

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = V<sub>IL</sub>

¶ Measured with a maximum of one address change during each page cycle, Þ<sub>C</sub>

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

# TMS426160A/P

PARAMETER		TEST CONDITION	st	'426160 '426160		'426160 <i>/</i> '426160 <i>/</i>		'426160 '426160	1	UNIT
			-	MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output	I <sub>OH</sub> = -2 mA	LVTTL	2.4		2.4		2.4		v
- 011	voltage	l <sub>OH</sub> = – 100 μA	LVCMOS	V <sub>DD</sub> 0.2		V <sub>DD</sub> -0.2		V <sub>DD</sub> −0.2		,
VOL	Low-level output	I <sub>OL</sub> = 2 mA	LVTTL		0.4		0.4		0.4	v
· OL	voltage	l <sub>OL</sub> = 100 μA	LVCMOS		0.2		0.2	Ì	0.2	
lį	Input current (leakage)	$V_{DD} = 3.6 \text{ V}, \qquad V_I = 0 \text{ V to } 3.9 \text{ V},$ All others = 0 V to $V_{DD}$			± 10		± 10		± 10	μА
Ю	Output current (leakage)	$\frac{V_{DD}}{xCAS}$ high $V_{O} = 0$ V to $V_{DD}$ ,			± 10		± 10		± 10	μА
ICC1 <sup>‡§</sup>	Average read- or write-cycle current	V <sub>DD</sub> = 3.6 V, Minimum	(1w 147	110		90		80	mA	
		V <sub>IH</sub> = 2 V (LVTTL), After one memory cyde,	'426160A		2		2		2	mA
ICC2	Average	RAS and xCAS high	'426160AP		1		1		1	IIIA
	standby current	current (LVCMOS),	'426160A	Y DAL	1		1		1	mA
		After one memory cycle, RAS and xCAS high	'42 <b>6</b> 160AP		150		150		150	μА
I <sub>CC3</sub> §	Average refresh current (RAS-only refresh or xCBR)	VDD = 3.6 V, Minimum cycle,  RAS cycling,  xCAS high (RAS-only refresh)  RAS low after xCAS low (xCBR)			110		90		80	mA
ICC4 <sup>‡¶</sup>	Average page current	$\frac{V_{DD}}{RAS} = 3.6 \text{ V}, \qquad \frac{\text{tpC}}{\text{xCAS}} = \text{MIN}$			100		90	- :	80	mA
ICC6#	Average self-refresh current	xCAS < 0.2 V, RAS < 0.2 Measured after tRASS min	2 V,		200		200		200	μΑ
<sup>I</sup> CC10 <sup>#</sup>	Average battery back-up operating current (equivalent refresh time is 128 ms), xCBR only	$t_{RC}$ = 31.25 μs, $t_{RAS}$ ≤ 30 $v_{DD}$ = 0.2 $v$ ≤ $v_{IH}$ ≤ 3.9 $v_{IL}$ ≤ 0.2 $v_{IL}$ W and $\overline{OE}$ Address and data stable			350		350		350	μΑ

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change during each page cycle, PC

<sup>#</sup> For TMS426160AP only

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

# TMS428160A/P

PARAMETER		TEST CONDITIONS	st	'428160 '428160		'428160A - '428160AP		'428160A-70 '428160AP-70		UNIT
				MIN	MAX	MIN I	MAX	MIN	MAX	Gzija i
VOH	High-level output	I <sub>OH</sub> = – 2 mA	LVTTL	2.4		2.4		2.4	76 F.C.	٧
ТОП	voltage	ΙΟΗ = – 100 μΑ	LVCMOS	V <sub>DD</sub> -0.2		V <sub>DD</sub> -0.2		V <sub>DD</sub> -0.2	, di	,
VOL	Low-level output	I <sub>OL</sub> = 2 mA	LVTTL		0.4		0.4		0.4	v
, D	voltage	I <sub>OL</sub> = 100 μA	LVCMOS		0.2	Audinos	0.2		0.2	•
l <sub>l</sub>	Input current (leakage)	$V_{DD} = 3.6 \text{ V}, \qquad V_I = 0 \text{ V to}$ All others = 0 V to $V_{DD}$	o 3.9 V,		± 10		± 10		± 10	μА
0	Output current (leakage)	$\frac{V_{DD}}{xCAS}$ high	to V <sub>DD</sub> ,		± 10		± 10		± 10	μА
ICC1 <sup>‡§</sup>	Average read- or write-cycle current	V <sub>DD</sub> = 3.6 V, Minimum	cycle	. 124 kg	170		150		140	mA
		V <sub>IH</sub> = 2 V (LVTTL),	'428160A		2		2		2	A
ICC2	Average	After one memory cyde, RAS and xCAS high	'428160AP		1		1		1	mA
	standby current	urrent (LVCMOS), (428160A		960jų 1	1		1		1	mA
		After one memory cycle, RAS and xCAS high	'42 <b>8</b> 160 <b>AP</b>		150		150		150	μΑ
ICC3 <sup>§</sup>	Average refresh current (RAS-only refresh or xCBR)	V <sub>CC</sub> = 3.6 V, Minimum RAS cycling, <u>xCAS</u> high (RAS-only refrest RAS low after xCAS low (xC		170		150		140	mA	
ICC4 <sup>‡¶</sup>	Average page current	$V_{DD} = 3.6 \text{ V}, \qquad \text{tpC} = \text{MIN}$ RAS low, $\qquad \text{xCAS cyc}$			110		90		80	mA
ICC6#	Average self-refresh current	xCAS < 0.2 V, RAS < 0.2 Measured after t <sub>RASS</sub> min		200		200		200	μА	
<sup> </sup> CC10 <sup>#</sup>	Average battery back-up operating current (equivalent refresh time is 128 ms), xCBR only	$t_{RC}$ = 125 μs, $t_{RAS} \le 30$ $V_{DD}$ = 0.2 $V \le V_{IH} \le 3.9 V$ , 0 $V \le V_{IL} \le 0.2 V$ , $\overline{W}$ and $\overline{OE}$ Address and data stable			350		350		350	μА

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change during each page cycle, bc

<sup>#</sup> For TMS428160AP only

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A11 <sup>†</sup>		5	pF
C <sub>i(OE)</sub>	Input capacitance, OE		7	pF
C <sub>i(RC)</sub>	Input capacitance, xCAS and RAS		7	pF
C <sub>i(W)</sub>	Input capacitance, W		7	pF
CO	Output capacitance <sup>‡</sup>		7	ρF

<sup>†</sup> A10 and A11 are NC (no internal connection) for TMS418160A and TMS428160A/P.

NOTE 3:  $V_{DD} = 5 \text{ V} \pm 0.5 \text{ V}$  or 3.3 V  $\pm 0.3 \text{ V}$  (see the Available Options table), and the bias on pins under test is 0 V.

 $<sup>\</sup>ddagger \overline{\text{LCAS}}$  and  $\overline{\text{UCAS}} = V_{\text{IH}}$  to disable outputs

SMKS891B - AUGUST 1996 - REVISED MARCH 1997

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

	PARAMETER	'41816	0A-50	'418160	DA-60	'418160A-70		LINIT
İ	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tAA	Access time from column address (see Note 5)		25		30		35	ns
tCAC	Access time from xCAS (see Note 5)		13		15		18	ns
<sup>t</sup> CPA	Access time from xCAS precharge (see Note 5)		30		35		40	ns
tRAC	Access time from RAS (see Note 5)		50		60		70	ns
<sup>t</sup> OEA	Access time from OE (see Note 5)		13		15		18	ns
tCLZ	Delay time, xCAS to output in the low-impedance state	0		0	;	0		ns
tOH	Output data hold time from xCAS	3		3		3		ns
tOHO	Output data hold time from OE	3		3		3		ns
<sup>t</sup> OFF	Output buffer turn-off delay from xCAS (see Note 6)	0	13	0	15	0	18	ns
<sup>†</sup> OEZ	Output buffer turn-off delay from OE (see Note 6)	0	13	0	15	0	18	ns

PARAMETER		'416160A-50 '42x160A/P-50		'416160A-60 '42x160A/P-60		'416160A-70 '42x160A/P-70		UNIT
			MAX	MIN	MAX	MIN	MAX	
tAA	Access time from column address (see Note 5)		25		. 30		35	ns
<sup>t</sup> CAC	Access time from xCAS (see Note 5)		13		15		18	ns
<sup>t</sup> CPA	Access time from xCAS precharge (see Note 5)		30		35		40	ns
<sup>t</sup> RAC	Access time from RAS (see Note 5)		50		60		70	ns
<sup>t</sup> OEA	Access time from OE (see Note 5)		13		15		18	ns
tCLZ	Delay time, xCAS to output in the low-impedance state	0		. 0		0		ns
tOH	Output data hold time from xCAS	3	-	3		3		ns
tOHO	Output data hold time from OE	3		3		3		ns
tOFF	Output buffer turn-off delay from xCAS (see Note 6)	0	13	0	15	0	18	ns
<sup>t</sup> OEZ	Output buffer turn-off delay from OE (see Note 6)	0	13	0	15	0	18	ns

NOTES: 4. With ac parameters, it is assumed that  $t_T = 5$  ns.

5. Access times for TMS42x160A are measured with output reference levels of  $V_{OH} = 2 \text{ V}$  and  $V_{OL} = 0.8 \text{ V}$ .

6. t<sub>OFF</sub> and t<sub>OEZ</sub> are specified when the output is no longer driven. Data-in should not be enabled until one of the applicable maximum specifications is satsified.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

		'418160A-50		'4181	60A-60	'418160A-70		
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Cycle time, read	90		110		130		ns
twc	Cycle time, write	90		110		130		ns
tRWC	Cycle time, read-write	131		155		181		ns
tPC	Cycle time, page-mode read or write (see Note 7)	35		40		45		ns
<sup>t</sup> PRWC	Cycle time, page-mode read-write	76		85		96		ns
tRASP	Pulse duration, RAS active, page mode (see Note 8)	50	100 000	60	100 000	70	100 000	ns
†RAS	Pulse duration, RAS active, nonpage mode (see Note 8)	50	10 000	60	10 000	70	10 000	ns
t <sub>CAS</sub>	Pulse duration, xCAS active (see Note 9)	13	10 000	15	10 000	18	10 000	ns
tRP	Pulse duration, RAS (precharge)	30		40		50		ns
tWP	Pulse duration, write command	10		10		10		ns
†ASC	Setup time, column address	0		0		0		ns
†ASR	Setup time, row address	0		0		0		ns
tDS	Setup time, data-in (see Note 10)	0		0		0		ns
tRCS	Setup time, read command	0		0		0		ns
<sup>t</sup> CWL	Setup time, write command before xCAS precharge	13		15		18		ns
tRWL	Setup time, write command before RAS precharge	13		15		18		ns
twcs	Setup time, write command before xCAS active (early-write only)	0		0		0		ns
tWRP	Setup time, write before RAS active (CBR refresh only)	10		10		10		ns
<sup>t</sup> CAH	Hold time, column address	10	·	10		15		ns
<sup>t</sup> DH	Hold time, data-in (see Note 10)	10		10		15		ns
tRAH	Hold time, row address	8		10		10		ns
<sup>t</sup> RCH	Hold time, read command referenced to xCAS (see Note 11)	0		0		0		ns
<sup>t</sup> RRH	Hold time, read command referenced to RAS (see Note 11)	0		0		0		ns
ţМСН	Hold time, write command during xCAS active (early-write only)	10		10		15		ns
<sup>t</sup> CLCH	Hold time, xCAS low to xCAS high	5		5		5		ns
tRHCP	Hold time, RAS active from xCAS precharge	30		35		40		ns
<sup>t</sup> OEH	Hold time, OE command	13		15		18		ns
<sup>t</sup> ROH	Hold time, RAS referenced to OE	10		10		10		ns
tCHS	Hold time, xCAS active after RAS precharge	- 50		- 50		- 50		ns
tWRH	Hold time, write after RAS active (CBR refresh only)	10		10		10		ns
tCP	Delay time, xCAS precharge	8		10		10		ns
<sup>t</sup> AWD	Delay time, column address to write command (read-write operation only)	48		55		63		ns

NOTES: 4. With ac parameters, it is assumed that  $t_T = 5$  ns.

- 7. To assure tpc min, tasc should be  $\geq$  to tcp.
- 8. In a read-write cycle, tRWD and tRWL must be observed.
- 9. In a read-write cycle, town and town must be observed.
- 10. Referenced to the later of  $\overline{xCAS}$  or  $\overline{W}$  in write operations
- 11. Either tRRH or tRCH must be satisfied for a read cycle.

8961725 0086884 548

SMKS891B - AUGUST 1996 - REVISED MARCH 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4) (continued)

			'41816	'418160A-50		0A-60	60 '418160A-70		LINUT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>CHR</sub>	Delay time, xCAS referenced to RAS (xCBR refresh only	()	10		10		10		ns
<sup>t</sup> CRP	Delay time, xCAS precharge to RAS		5		5		5	·	пѕ
t <sub>CSH</sub>	Delay time, RAS active to xCAS precharge		50	-	60		70		ns
t <sub>CSR</sub>	Setup time, xCAS referenced to RAS (xCBR refresh only	y)	5		5		5		ns
tCWD	Delay time, xCAS to write command (read-write operation	on only)	36		40		46		ns
<sup>t</sup> OED	Delay time, OE to data in				15		18		ns
<sup>t</sup> RAD	Delay time, RAS to column address (see Note 12)		13	25	15	30	15	35	ns
<sup>t</sup> RAL	Delay time, column address to RAS precharge				30		35		ns
<sup>t</sup> CAL	Delay time, column address to xCAS precharge				30		35		ns
<sup>t</sup> RCD	Delay time, RAS to xCAS (see Note 12)		18	37	20	45	20	52	ns
<sup>t</sup> RPC	Delay time, RAS precharge to xCAS active		5		5		5		ns
tRSH	Delay time, xCAS active to RAS precharge		13		15		18		ns
tRWD	Delay time, RAS to write command (read-write operation	n only)	73	,	85		98		ns
<sup>t</sup> CPW	Delay time, xCAS precharge to write command (read-write operation only)		53		60		68		ns
<sup>t</sup> RASS	Pulse duration, self-refresh entry from RASactive (see Note 13)		100		100		100		μs
tRPS	Pulse duration, RAS precharge after self refresh		90		110		130		ns
<sup>t</sup> REF	Refresh time interval	'418160A		16		16		16	ms
tΤ	Transition time		2	30	2	30	2	30	ns

NOTES: 4. With ac parameters, it is assumed that  $t_T = 5$  ns.

12. The maximum value is specified only to assure access time.

13. During the period of  $10 \,\mu s \le t_{RASS} \le 100 \,\mu s$ , the device is in transition state from normal operation mode to self-refresh mode.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

		'416160A-50 '42x160A/P-50		'416160A-60 '42x160A/P-60		'416160A-70 '42x160A/P-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> RC	Cycle time, read	90		110		130		ns
twc	Cycle time, write	90		110		130		ns
<sup>t</sup> RWC	Cycle time, read-write	131		155		181		ns
tPC	Cycle time, page-mode read or write (see Note 7)	35		40	· · · · ·	45		ns
<sup>t</sup> PRWC	Cycle time, page-mode read-write	76		85		96		ns
<sup>t</sup> RASP	Pulse duration, RAS active, page mode (see Note 8)	50	100 000	60	100 000	70	100 000	ns
†RAS	Pulse duration, RAS active, nonpage mode (see Note 8)	50	10 000	60	10 000	70	10 000	ns
t <sub>CAS</sub>	Pulse duration, xCAS active (see Note 9)	13	10 000	15	10 000	18	10 000	пѕ
tRP	Pulse duration, RAS (precharge)	30		40		50		ns
tWP	Pulse duration, write command	10	- 1,1	10		10		ns
<sup>t</sup> ASC	Setup time, column address	0	4	0		0		ns
<sup>†</sup> ASR	Setup time, row address	0	4. T.	0		0		ns
tDS	Setup time, data-in (see Note 10)	0	17.	0		0		пѕ
tRCS	Setup time, read command	0		0		0		ns
tCWL	Setup time, write command before xCAS precharge	13		15		18		ns
tRWL	Setup time, write command before RAS precharge	13		15		18		ns
twcs	Setup time, write command before xCAS active (early-write only)	0		0		0		ns
twrp	Setup time, write before RAS active (CBR refresh only)	10		10		10		ns
<sup>t</sup> CAH	Hold time, column address	10		10		15		ns
<sup>t</sup> DH	Hold time, data-in (see Note 10)	10		10		15		ns
<sup>t</sup> RAH	Hold time, row address	8		10		10		ns
<sup>t</sup> RCH	Hold time, read command referenced to xCAS (see Note 11)	0		0		0		ns
tRRH	Hold time, read command referenced to RAS (see Note 11)	0		0		0		ns
tWCH	Hold time, write command during xCAS active (early-write only)	10		10		15		ns
<sup>t</sup> CLCH	Hold time, xCAS low to xCAS high	5		5		5		ns
<sup>t</sup> RHCP	Hold time, RAS active from xCAS precharge	30		35		40		ns
<sup>t</sup> OEH	Hold time, OE command	13		15		18		ns
<sup>t</sup> ROH	Hold time, RAS referenced to OE	10		10		10		ns
tCHS	Hold time, xCAS active after RAS precharge	- 50		- 50		- 50		ns
t <sub>CP</sub>	Delay time, xCAS precharge	8		10		10		ns
<sup>t</sup> AWD	Delay time, column address to write command (read-write operation only)	48		55		63		ns

- NOTES: 4. With ac parameters, it is assumed that  $t_T = 5$  ns.
  - 7. To assure tpc min, tasc should be ≥ to tcp.
  - 8. In a read-write cycle, hwD and thwL must be observed.

  - In a read-write cycle, town and town must be observed.
     Referenced to the later of xCAS or W in write operations
  - 11. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.



SMKS891B - AUGUST 1996 - REVISED MARCH 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4) (continued)


			'416160A-50 '42x160A/P-50				'416160A-70 0 '42x160A/P-70		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tCHR	Delay time, xCAS referenced to RAS (xCBR refres	h only)	10		10		10		ns
tCRP	Delay time, xCAS precharge to RAS		5		5	13	5		ns
tCSH	Delay time, RAS active to xCAS precharge		50		60		70		ns
tCSR	Setup time, xCAS referenced to RAS (xCBR refres	h only)	5		5	Marie	5		ns
tCWD	Delay time, xCAS to write command (read-write operation only)		36	- 4	40		46		ns
<sup>t</sup> OED	Delay time, OE to data in		13		15		18		ns
<sup>t</sup> RAD	Delay time, RAS to column address (see Note 12)		13	25	15	30	15	35	ns
<sup>t</sup> RAL	Delay time, column address to RASprecharge	1.1	25		30		35		ns
<sup>t</sup> CAL	Delay time, column address to xCASprecharge		25	O. C.	30		35		ns
<sup>t</sup> RCD	Delay time, RAS to xCAS (see Note 12)	18	37	20	45	20	52	ns	
<sup>t</sup> RPC	Delay time, RAS precharge to xCAS active				5		5		ns
<sup>t</sup> RSH	Delay time, xCAS active to RAS precharge		13		15		18		ns
tRWD	Delay time, RAS to write command (read-write ope	ration only)	73		85		98		ns
tCPW	Delay time, xCAS precharge to write command (read-write operation only)_		53		60		68	·	ns
<sup>t</sup> RASS	Pulse duration, self-refresh entry from RASactive (see Note 13)		100		100		100		μs
tRPS	Pulse duration, RAS precharge after self refresh		90		110		130		ns
		'416160A		64		64		64	
		'426160A		64		64		64	ms
t <sub>REF</sub>	Refresh time interval	'426160AP		128		128		128	
- Milita		'428160A		16		16		16	ms
	•	'428160AP		128		128		128	1115
tŢ 🦠	Transition time		2	30	2	30	2	30	ns

NOTES: 4. With ac parameters, it is assumed that \( \mathbf{t} = 5 \) ns.

12. The maximum value is specified only to assure access time.

<sup>13.</sup> During the period of 10 µs ≤ t<sub>RASS</sub> ≤ 100 µs, the device is in transition state from normal operation mode to self-refresh mode.

# PARAMETER MEASUREMENT INFORMATION




NOTE A:  $C_L$  includes probe and fixture capacitance.

DEVICE	V <sub>DD</sub> (V)	R1 (Ω)	<b>R2 (</b> Ω)	V <sub>TH</sub> (V)	R <sub>L</sub> (Ω)
41x160A	5	828	295	1.31	218
42x160A/P	3.3	1178	868	1.4	500

Figure 2. Load Circuits for Timing Parameters

SMKS891B - AUGUST 1996 - REVISED MARCH 1997

# PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first xCASgoing low, the parameter toLCH must be met.


- B. t<sub>CAC</sub> is measured from xCAS to its corresponding DQx.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.

Figure 3. Read-Cycle Timing



SMKS891B - AUGUST 1996 - REVISED MARCH 1997

# PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first xCASgoing low, the parameter t<sub>CLCH</sub> must be met.

B. xCAS order is arbitrary.


C. t<sub>CWL</sub> must be satisfied for each xCAS to write properly to each byte.

Figure 4. Write-Cycle Timing



SMKS891B - AUGUST 1996 - REVISED MARCH 1997

# PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first xCASgoing low, the parameter t<sub>CLCH</sub> must be met.


- B. xCAS order is arbitrary.
- C. tWCS and tWCH must be satisfied for each xCAS
- D. t<sub>DS</sub> and t<sub>DH</sub> of a DQ input are referenced to the corresponding xCAS
- E. t<sub>CWL</sub> must be satisfied for each xCASto write properly to each byte.

Figure 5. Early-Write-Cycle Timing



SMKS891B - AUGUST 1996 - REVISED MARCH 1997

# PARAMETER MEASUREMENT INFORMATION




NOTE A: Output can go from high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Read-Write-Cycle Timing

SMKS891B - AUGUST 1996 - REVISED MARCH 1997

### PARAMETER MEASUREMENT INFORMATION




NOTES: A. To hold the address latched by the first xCASgoing low, the parameter tCLCH must be met.

- B. t<sub>CAC</sub> is measured from xCAS to its corresponding DQx.
- C. Access time is t<sub>CPA</sub>-, t<sub>AA</sub>-, or t<sub>CAC</sub>-dependent.
  D. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- E. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write- and read-modify-write timing specifications are not violated.
- F. xCAS order is arbitrary.

Figure 7. Enhanced-Page-Mode Read-Cycle Timing






NOTES: A. To hold the address latched by the first xCASgoing low, the parameter tCLCH must be met.

- B. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write timing specifications are not violated.
- xCAS order is arbitrary.
- D. tCWL must be satisfied for each xCAS to ensure proper writing to each byte.

Figure 8. Enhanced-Page-Mode Write-Cycle Timing

SMKS891B - AUGUST 1996 - REVISED MARCH 1997



NOTES: A. To hold the address latched by the first xCASgoing low, the parameter tCLCH must be met.


- B. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write timing specifications are not violated.
- C. xCAS order is arbitrary.
- D. twcs and twch must be satisfied for each xCAS
- E. t<sub>DS</sub> and t<sub>DH</sub> for a DQ is referenced to the corresponding xCAS
- F. t<sub>CWL</sub> must be satisfied for each xCAS

Figure 9. Enhanced-Page-Mode Early Write-Cycle Timing



SMKS891B - AUGUST 1996 - REVISED MARCH 1997

# PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first xCASgoing low, the parameter to LCH must be met.


- B. Access time is tCPA-, tAA-, or tCAC-dependent.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.
- E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read- and write-cycle timing specifications are not violated.
- F. t<sub>CAC</sub> is measured from xCAS to its corresponding DQx.

Figure 10. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing



SMKS891B - AUGUST 1996 - REVISED MARCH 1997

# PARAMETER MEASUREMENT INFORMATION



NOTE A: All xCAS must be high.

Figure 11. RAS-Only Refresh-Cycle Timing



# PARAMETER MEASUREMENT INFORMATION




Figure 12. Hidden-Refresh-Cycle (Read) Timing

# PARAMETER MEASUREMENT INFORMATION





Figure 13. Hidden-Refresh-Cycle (Write) Timing

# PARAMETER MEASUREMENT INFORMATION



NOTE A: Any xCAS can be used. If both LCAS and UCAS are used, both must satisfy the company to the note of the company to the

Figure 14. Automatic-xCBR-Refresh-Cycle Timing



# PARAMETER MEASUREMENT INFORMATION




Figure 15. Self-Refresh-Cycle Timing


# **ADVANCE INFORMATION**

# TMS416160A, TMS418160A TMS426160A, TMS426160AP, TMS428160A, TMS428160AP 1048576-WORD BY 16-BIT HIGH-SPEED DRAMS SMKS891B - AUGUST 1996 - REVISED MARCH 1997

# **MECHANICAL DATA**

# DGE (R-PDSO-G44/50)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.




SMKS891B - AUGUST 1996 - REVISED MARCH 1997

# **MECHANICAL DATA**

# DZ (R-PDSO-J42)

# PLASTIC SMALL-OUTLINE J-LEAD PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

# device symbolization (TMS418160A illustrated)

