

**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

*This data sheet is applicable to all TMS41x160As and TMS42x160APs symbolized by Revision "E" and subsequent revisions as described in the device symbolization section.*

- **Organization . . . 1048576 × 16**
- **Single Power Supply (5 V or 3.3 V)**
- **Performance Ranges:**

	ACCESS TIME	ACCESS TIME	ACCESS TIME	READ/ WRITE CYCLE
	t <sub>TRAC</sub> MAX	t <sub>CAC</sub> MAX	t <sub>AA</sub> MAX	MIN
'41x160A-50	50 ns	13 ns	25 ns	90 ns
'41x160A-60	60 ns	15 ns	30 ns	110 ns
'41x160A-70	70 ns	18 ns	35 ns	130 ns
'42x160A/P-50	50 ns	13 ns	25 ns	90 ns
'42x160A/P-60	60 ns	15 ns	30 ns	110 ns
'42x160A/P-70	70 ns	18 ns	35 ns	130 ns

- **Enhanced Page-Mode Operation With xCAS-Before-RAS (xCBR) Refresh**
- **Long Refresh Period and Self-Refresh Option (TMS42x160AP)**
- **3-State Unlatched Output**
- **Low Power Dissipation**
- **High-Reliability Plastic 42-Lead 400-Mil-Wide Surface-Mount Small-Outline J-Lead (SOJ) Package (DZ Suffix) and 44/50-Lead Surface-Mount Thin Small-Outline Package (TSOP) (DGE Suffix)**
- **Operating Free-Air Temperature Range 0°C to 70°C**
- **Fabricated Using Enhanced Performance Implanted CMOS (EPIC™) Technology by Texas Instruments (TI™)**

**AVAILABLE OPTIONS**

DEVICE	POWER SUPPLY	SELF-REFRESH, BATTERY BACKUP	REFRESH CYCLES
TMS418160A	5 V	—	1 024 in 16 ms
TMS416160A	5 V	—	4 096 in 64 ms
TMS426160A	3.3 V	—	4 096 in 64 ms
TMS426160AP	3.3 V	Yes	4 096 in 128 ms
TMS428160A	3.3 V	—	1 024 in 16 ms
TMS428160AP	3.3 V	Yes	1 024 in 128 ms

**DGE PACKAGE  
(TOP VIEW)**

V <sub>DD</sub>	1	50	V <sub>SS</sub>
DQ0	2	49	DQ15
DQ1	3	48	DQ14
DQ2	4	47	DQ13
DQ3	5	46	DQ12
V <sub>DD</sub>	6	45	V <sub>SS</sub>
DQ4	7	44	DQ11
DQ5	8	43	DQ10
DQ6	9	42	DQ9
DQ7	10	41	DQ8
NC	11	40	NC
NC	15	36	NC
NC	16	35	LCAS
W	17	34	UCAS
RAS	18	33	OE
A11†	19	32	A9
A10†	20	31	A8
A0	21	30	A7
A1	22	29	A6
A2	23	28	A5
A3	24	27	A4
V <sub>DD</sub>	25	26	V <sub>SS</sub>

**DZ PACKAGE  
(TOP VIEW)**

V <sub>DD</sub>	1	42	V <sub>SS</sub>
DQ0	2	41	DQ15
DQ1	3	40	DQ14
DQ2	4	39	DQ13
DQ3	5	38	DQ12
V <sub>DD</sub>	6	37	V <sub>SS</sub>
DQ4	7	36	DQ11
DQ5	8	35	DQ10
DQ6	9	34	DQ9
DQ7	10	33	DQ8
NC	11	32	NC
NC	12	31	LCAS
W	13	30	UCAS
RAS	14	29	OE
A11†	15	28	A9
A10†	16	27	A8
A0	17	26	A7
A1	18	25	A6
A2	19	24	A5
A3	20	23	A4
V <sub>DD</sub>	21	22	V <sub>SS</sub>

**PIN NOMENCLATURE**

A0–A11	Address Inputs
DQ0–DQ15	Data In/Data Out
LCAS	Lower Column-Address Strobe
UCAS	Upper Column-Address Strobe
NC	No Internal Connection
OE	Output Enable
RAS	Row-Address Strobe
V <sub>DD</sub>	5-V or 3.3-V Supply†
V <sub>SS</sub>	Ground
W	Write Enable

† A10 and A11 are NC for TMS4x8160A and TMS428160AP.

‡ See Available Options Table



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and TI are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1997, Texas Instruments Incorporated

**TMS416160A, TMS418160A  
TMS426160A, TMS426160AP, TMS428160A, TMS428160AP  
1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

---

**description**

The TMS4xx160A series is a set of high-speed, 16 777 216-bit dynamic random-access memories (DRAMs) organized as 1 048 576 words of 16 bits each. The TMS42x160AP series is a similar set of high-speed, low-power, self-refresh, 16 777 216-bit DRAMs organized as 1 048 576 words of 16 bits each. Both sets employ state-of-the-art EPIC technology for high performance, reliability, and low power at low cost.

These devices feature maximum  $\overline{\text{RAS}}$  access times of 50, 60, and 70 ns. All address and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS416160A and TMS418160A are offered in a 42-lead plastic surface-mount SOJ package (DZ suffix). The TMS426160A/P and TMS428160A/P are offered in a 42-lead plastic surface-mount SOJ package (DZ suffix) and a 44/50-lead plastic surface-mount TSOP (DGE suffix). These packages are designed for operation from 0° to 70°C.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

TMS416160A, TMS418160A  
TMS426160A, TMS426160AP, TMS428160A, TMS428160AP  
1048576-WORD BY 16-BIT HIGH-SPEED DRAMS

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

logic symbol (TMS416160A and TMS426160A/P)†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
The pin numbers shown correspond to the DZ package.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

**logic symbol (TMS418160A and TMS428160A/P)†**




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
 The pin numbers shown correspond to the DZ package.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

functional block diagram (TMS416160A and TMS426160A/P)



functional block diagram (TMS418160A and TMS428160A/P)



**TMS416160A, TMS418160A  
TMS426160A, TMS426160AP, TMS428160A, TMS428160AP  
1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997


## operation

### dual $\overline{\text{xCAS}}$

Two  $\overline{\text{xCAS}}$  pins ( $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$ ) are provided to give independent control of the 16 data I/O pins (DQ0–DQ15), with  $\overline{\text{LCAS}}$  corresponding to DQ0–DQ7 and  $\overline{\text{UCAS}}$  corresponding to DQ8–DQ15. Each  $\overline{\text{xCAS}}$  going low enables its corresponding DQx pin.

In write cycles, data-in setup and hold time ( $t_{DS}$  and  $t_{DH}$ ) and write-command setup and hold time ( $t_{WCS}$ ,  $t_{CWL}$  and  $t_{WCH}$ ) must be satisfied for each individual  $\overline{\text{xCAS}}$  to ensure writing into the storage cells of the corresponding DQ pins.

Different modes of operation for upper and lower bytes in one cycle are not allowed, such as the example shown in Figure 1.



**Figure 1. Illegal Dual- $\overline{\text{xCAS}}$  Operation**

### enhanced-page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum  $\overline{\text{RAS}}$  low time and the  $\overline{\text{xCAS}}$  page-mode cycle time used. With minimum  $\overline{\text{xCAS}}$  page-cycle time, all columns can be accessed without intervening  $\overline{\text{RAS}}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{\text{RAS}}$ . The buffers act as transparent or flow-through latches while  $\overline{\text{xCAS}}$  is high. The falling edge of the first  $\overline{\text{xCAS}}$  latches the column addresses. This performance improvement is referred to as enhanced-page mode. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode because data retrieval begins as soon as the column address is valid rather than when  $\overline{\text{xCAS}}$  transitions low. A valid column address may be presented immediately after  $t_{RAH}$  (row-address hold time) has been satisfied, usually well in advance of the falling edge of  $\overline{\text{xCAS}}$ . In this case, data is obtained after  $t_{CAC}$  maximum (access time from  $\overline{\text{xCAS}}$  low) if  $t_{AA}$  maximum (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time  $\overline{\text{xCAS}}$  goes high, minimum access time for the next cycle is determined by  $t_{CPA}$ .



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

**address: A0–A11 (TMS4x6160A, TMS426160AP) and A0–A9 (TMS4x8160A, TMS428160AP)**

Twenty address bits are required to decode each of the 1048576 storage cell locations. For the TMS416160A and TMS426160A/P, 12 row-address bits are set up on A0 through A11 and latched onto the chip by  $\overline{\text{RAS}}$ . Eight column-address bits are set up on A0 through A7 and latched onto the chip by the first  $\overline{\text{xCAS}}$ . For the TMS418160A and TMS428160A/P, 10 row-address bits are set up on A0–A9 and latched onto the chip by  $\overline{\text{RAS}}$ . Ten column-address bits are set up on A0–A9 and latched onto the chip by the first  $\overline{\text{xCAS}}$ . All addresses must be stable on or before the falling edge of  $\overline{\text{RAS}}$  and  $\overline{\text{xCAS}}$ .  $\overline{\text{RAS}}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{\text{xCAS}}$  is used as a chip select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

The column address is latched on the first  $\overline{\text{xCAS}}$  falling edge with address setup and hold parameters referenced to that edge. In order to latch in a new column address, both  $\overline{\text{xCAS}}$  pins must be brought high. The column-precharge time (see parameter  $t_{\text{CP}}$ ) is measured from the last  $\overline{\text{xCAS}}$  rising edge to the first  $\overline{\text{xCAS}}$  falling edge of the new cycle. Keeping a column address valid while toggling  $\overline{\text{xCAS}}$  requires a minimum hold time,  $t_{\text{CLCH}}$ . During  $t_{\text{CLCH}}$ , at least one  $\overline{\text{xCAS}}$  must be brought low before the other  $\overline{\text{xCAS}}$  is taken high.

**write enable ( $\overline{\text{W}}$ )**

The read or write mode is selected through  $\overline{\text{W}}$ . A logic high on  $\overline{\text{W}}$  selects the read mode and a logic low selects the write mode. The data input is disabled when the read mode is selected. When  $\overline{\text{W}}$  goes low prior to  $\overline{\text{xCAS}}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation independent of the state of  $\overline{\text{OE}}$ . This permits early-write operation to be completed with  $\overline{\text{OE}}$  grounded.

**data in (DQ0–DQ15)**

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\text{xCAS}}$  or  $\overline{\text{W}}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{\text{W}}$  is brought low prior to a  $\overline{\text{xCAS}}$  falling edge and the data is strobed into the on-chip data latch for the corresponding DQs with setup and hold times referenced to this  $\overline{\text{xCAS}}$  signal.

In a delayed-write or read-modify-write cycle,  $\overline{\text{xCAS}}$  is already low and the data is strobed in by  $\overline{\text{W}}$  with setup and hold times referenced to this signal. In this cycle,  $\overline{\text{OE}}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines (see parameter  $t_{\text{OED}}$ ).

**data out (DQ0–DQ15)**

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{xCAS}}$  and  $\overline{\text{OE}}$  are brought low. In a read cycle, the output becomes valid after the access time interval  $t_{\text{CAC}}$  (which begins with the negative transition of  $\overline{\text{xCAS}}$ ) as long as  $t_{\text{RAC}}$  (access time from  $\overline{\text{RAS}}$ ) and  $t_{\text{AA}}$  (access time from column address) are satisfied. The delay time from  $\overline{\text{xCAS}}$  low to valid data out is measured from each individual  $\overline{\text{xCAS}}$  to its corresponding DQx pin.

**output enable ( $\overline{\text{OE}}$ )**

$\overline{\text{OE}}$  controls the impedance of the output buffers. When  $\overline{\text{OE}}$  is high, the buffers remain in the high-impedance state. Bringing  $\overline{\text{OE}}$  low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{\text{RAS}}$  and  $\overline{\text{xCAS}}$  to be brought low (until either  $\overline{\text{OE}}$  or  $\overline{\text{xCAS}}$  is brought high) for the output buffers to go into the low-impedance state.

**$\overline{\text{RAS}}$ -only refresh**

***TMS4x6160A, TMS426160AP***

A refresh operation must be performed at least once every 64 ms (128 ms for TMS426160AP) to retain data. This can be achieved by strobing each of the 4096 rows (A0–A11). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding both  $\overline{\text{xCAS}}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

■ 8961725 0086875 535 ■

**TMS416160A, TMS418160A  
TMS426160A, TMS426160AP, TMS428160A, TMS428160AP  
1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

---

***TMS4x8160A, TMS428160AP***

A refresh operation must be performed once every 16 ms (128 ms for TMS428160AP) to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding both  $\overline{\text{xCAS}}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh.

**hidden refresh**

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{\text{xCAS}}$  at  $V_{IL}$  after a read operation and cycling  $\overline{\text{RAS}}$  after a specified precharge period, similar to a  $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored, and the refresh address is generated internally.

**$\overline{\text{xCAS}}$ -before- $\overline{\text{RAS}}$  (xCBR) refresh**

xCBR refresh is utilized by bringing at least one  $\overline{\text{xCAS}}$  low earlier than  $\overline{\text{RAS}}$  (see parameter  $t_{CSR}$ ) and holding it low after  $\overline{\text{RAS}}$  falls (see parameter  $t_{CHR}$ ). For successive xCBR refresh cycles,  $\overline{\text{xCAS}}$  can remain low while cycling  $\overline{\text{RAS}}$ . The external address is ignored and the refresh address is generated internally.

**battery-backup refresh**

***TMS426160AP***

A low-power battery-backup refresh mode that requires less than 350  $\mu\text{A}$  of refresh current is available on the TMS426160AP. Data integrity is maintained using xCBR refresh with a period of 31.25  $\mu\text{s}$  while holding  $\overline{\text{RAS}}$  low for less than 300 ns. To minimize current consumption, all input levels must be at CMOS levels ( $V_{IL} < 0.2\text{ V}$ ,  $V_{IH} > V_{DD} - 0.2\text{ V}$ ).

***TMS428160AP***

A low-power battery-backup refresh mode that requires less than 350  $\mu\text{A}$  of refresh current is available on the TMS428160AP. Data integrity is maintained using xCBR refresh with a period of 125  $\mu\text{s}$  while holding  $\overline{\text{RAS}}$  low for less than 300 ns. To minimize current consumption, all input levels must be at CMOS levels ( $V_{IL} < 0.2\text{ V}$ ,  $V_{IH} > V_{DD} - 0.2\text{ V}$ ).

**self-refresh (TMS42x160AP)**

The self-refresh mode is entered by dropping  $\overline{\text{xCAS}}$  low prior to  $\overline{\text{RAS}}$  going low. Then  $\overline{\text{xCAS}}$  and  $\overline{\text{RAS}}$  are both held low for a minimum of 100  $\mu\text{s}$ . The chip is then refreshed internally by an on-board oscillator. No external address is required because the xCBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{\text{RAS}}$  and  $\overline{\text{xCAS}}$  are brought high to satisfy  $t_{CHS}$ . Upon exiting self-refresh mode, a burst refresh (which refreshes a full set of row addresses) must be executed before continuing with normal operation. The burst refresh ensures that the DRAM is completely refreshed.

**power up**

To achieve proper device operation, an initial pause of 200  $\mu\text{s}$ , followed by a minimum of eight initialization cycles, is required after power up to the full  $V_{DD}$  level. These eight initialization cycles must include at least one refresh ( $\overline{\text{RAS}}$ -only or xCBR) cycle.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443



**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{DD}$ :	TMS41x160A	– 1 V to 7 V
	TMS42x160A, TMS42x160AP	– 0.5 V to 4.6 V
Voltage range on any pin (see Note 1):	TMS41x160A	– 1 V to 7 V
	TMS42x160A, TMS42x160AP	– 0.5 V to 4.6 V
Short-circuit output current		50 mA
Power dissipation		1 W
Operating free-air temperature range, $T_A$		0°C to 70°C
Storage temperature range, $T_{stg}$		– 55 C to 125°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

**recommended operating conditions**

		TMS41x160A			TMS42x160A/P			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{DD}$	Supply voltage	4.5	5	5.5	3	3.3	3.6	V
$V_{SS}$	Supply voltage		0			0		V
$V_{IH}$	High-level input voltage	2.4		6.5	2		$V_{DD} + 0.3$	V
$V_{IL}$	Low-level input voltage (see Note 2)	– 1		0.8	– 0.3		0.8	V
$T_A$	Operating free-air temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**  
 SMKS891B – AUGUST 1996 – REVISED MARCH 1997

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

**TMS416160A**

PARAMETER	TEST CONDITIONS†	'416160A-50		'416160A-60		'416160A-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = – 5 mA		2.4		2.4		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		V
I <sub>I</sub>	Input current (leakage)	V <sub>DD</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All others = 0 V to V <sub>DD</sub>		± 10		± 10		µA
I <sub>O</sub>	Output current (leakage)	V <sub>DD</sub> = 5.5 V, xCAS high, V <sub>O</sub> = 0 V to V <sub>DD</sub>		± 10		± 10		µA
I <sub>CC1</sub> ‡§	Average read- or write-cycle current	V <sub>DD</sub> = 5.5 V, Minimum cycle		110		90		mA
I <sub>CC2</sub>	Average standby current	V <sub>IH</sub> = 2.4 V (TTL), After one memory cycle, RAS and xCAS high		2		2		mA
		V <sub>IH</sub> = V <sub>DD</sub> – 0.2 V (CMOS), After one memory cycle, RAS and xCAS high		1		1		mA
I <sub>CC3</sub> §	Average refresh current (RAS-only refresh or xCBR)	V <sub>DD</sub> = 5.5 V, Minimum cycle, RAS cycling, xCAS high (RAS only), RAS low after xCAS low (xCBR)		110		90		mA
I <sub>CC4</sub> ‡¶	Average page current	V <sub>DD</sub> = 5.5 V, RAS low, t <sub>PC</sub> = MIN, xCAS cycling		100		90		mA

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

‡ Measured with outputs open

§ Measured with a maximum of one address change while  $\overline{\text{RAS}} = V_{IL}$

¶ Measured with a maximum of one address change during each page cycle, t<sub>PC</sub>

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)**

**TMS418160A**

PARAMETER	TEST CONDITIONS†	'418160A-50		'418160A-60		'418160A-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		V
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
I <sub>I</sub> Input current (leakage)	V <sub>DD</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All others = 0 V to V <sub>DD</sub>		± 10		± 10		± 10	µA
I <sub>O</sub> Output current (leakage)	V <sub>DD</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>DD</sub> , xCAS high		± 10		± 10		± 10	µA
I <sub>CC1</sub> ‡§ Average read- or write-cycle current	V <sub>DD</sub> = 5.5 V, Minimum cycle		180		160		150	mA
I <sub>CC2</sub> Average standby current	V <sub>IH</sub> = 2.4 V (TTL), After one memory cycle, RAS and xCAS high		2		2		2	mA
	V <sub>IH</sub> = V <sub>DD</sub> – 0.2 V (CMOS), After one memory cycle, RAS and xCAS high		1		1		1	mA
I <sub>CC3</sub> § Average refresh current (RAS-only refresh or xCBR)	V <sub>DD</sub> = 5.5 V, Minimum cycle, RAS cycling, xCAS high (RAS only), RAS low after xCAS low (xCBR)		180		160		150	mA
I <sub>CC4</sub> †¶ Average page current	V <sub>DD</sub> = 5.5 V, t <sub>PC</sub> = MIN, RAS low, xCAS cycling		110		90		80	mA

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

‡ Measured with outputs open

§ Measured with a maximum of one address change while RAS = V<sub>IL</sub>

¶ Measured with a maximum of one address change during each page cycle, t<sub>PC</sub>



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)**

**TMS426160A/P**

PARAMETER	TEST CONDITIONS†		'426160A-50 '426160AP-50	'426160A-60 '426160AP-60	'426160A-70 '426160AP-70	UNIT
			MIN MAX	MIN MAX	MIN MAX	
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = – 2 mA	LVTTL	2.4	2.4	2.4	V
	I <sub>OH</sub> = – 100 µA	LVC MOS	V <sub>DD</sub> –0.2	V <sub>DD</sub> –0.2	V <sub>DD</sub> –0.2	
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 2 mA	LVTTL		0.4	0.4	V
	I <sub>OL</sub> = 100 µA	LVC MOS		0.2	0.2	
I <sub>I</sub> Input current (leakage)	V <sub>DD</sub> = 3.6 V, V <sub>I</sub> = 0 V to 3.9 V, All others = 0 V to V <sub>DD</sub>		± 10	± 10	± 10	µA
I <sub>O</sub> Output current (leakage)	V <sub>DD</sub> = 3.6 V, V <sub>O</sub> = 0 V to V <sub>DD</sub> , xCAS high		± 10	± 10	± 10	µA
I <sub>CC1</sub> ‡ Average read- or write-cycle current	V <sub>DD</sub> = 3.6 V, Minimum cycle		110	90	80	mA
I <sub>CC2</sub> Average standby current	V <sub>IH</sub> = 2 V (LVTTL), After one memory cycle, RAS and xCAS high	'426160A	2	2	2	mA
		'426160AP	1	1	1	
	V <sub>IH</sub> = V <sub>DD</sub> – 0.2 V (LVC MOS), After one memory cycle, RAS and xCAS high	'426160A	1	1	1	mA
		'426160AP	150	150	150	µA
I <sub>CC3</sub> § Average refresh current (RAS-only refresh or xCBR)	V <sub>DD</sub> = 3.6 V, Minimum cycle, RAS cycling, xCAS high (RAS-only refresh) RAS low after xCAS low (xCBR)		110	90	80	mA
I <sub>CC4</sub> ¶ Average page current	V <sub>DD</sub> = 3.6 V, t <sub>PC</sub> = MIN, RAS low, xCAS cycling		100	90	80	mA
I <sub>CC6</sub> # Average self-refresh current	xCAS < 0.2 V, RAS < 0.2 V, Measured after t <sub>RASS</sub> min		200	200	200	µA
I <sub>CC10</sub> # Average battery back-up operating current (equivalent refresh time is 128 ms), xCBR only	t <sub>RC</sub> = 31.25 µs, t <sub>RAS</sub> ≤ 300 ns, V <sub>DD</sub> – 0.2 V ≤ V <sub>IH</sub> ≤ 3.9 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and OE = V <sub>IH</sub> , Address and data stable		350	350	350	µA

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

‡ Measured with outputs open

§ Measured with a maximum of one address change while RAS = V<sub>IL</sub>

¶ Measured with a maximum of one address change during each page cycle, t<sub>PC</sub>

# For TMS426160AP only

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)**

**TMS428160A/P**

PARAMETER	TEST CONDITIONS†		'428160A-50 '428160AP-50		'428160A-60 '428160AP-60		'428160A-70 '428160AP-70		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = -2 mA	LVTTL	2.4		2.4		2.4		V
	I <sub>OH</sub> = -100 µA	LVC MOS	V <sub>DD</sub> -0.2		V <sub>DD</sub> -0.2		V <sub>DD</sub> -0.2		
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 2 mA	LVTTL		0.4		0.4		0.4	V
	I <sub>OL</sub> = 100 µA	LVC MOS		0.2		0.2		0.2	
I <sub>I</sub> Input current (leakage)	V <sub>DD</sub> = 3.6 V, V <sub>I</sub> = 0 V to 3.9 V, All others = 0 V to V <sub>DD</sub>			± 10		± 10		± 10	µA
I <sub>O</sub> Output current (leakage)	V <sub>DD</sub> = 3.6 V, V <sub>O</sub> = 0 V to V <sub>DD</sub> , xCAS high			± 10		± 10		± 10	µA
I <sub>CC1</sub> ‡ Average read- or write-cycle current	V <sub>DD</sub> = 3.6 V, Minimum cycle			170		150		140	mA
I <sub>CC2</sub> Average standby current	V <sub>IH</sub> = 2 V (LVTTL), After one memory cycle, RAS and xCAS high	'428160A		2		2		2	mA
		'428160AP		1		1		1	
	V <sub>IH</sub> = V <sub>DD</sub> - 0.2 V (LVC MOS), After one memory cycle, RAS and xCAS high	'428160A		1		1		1	mA
		'428160AP		150		150		150	
I <sub>CC3</sub> § Average refresh current (RAS-only refresh or xCBR)	V <sub>CC</sub> = 3.6 V, Minimum cycle, RAS cycling, xCAS high (RAS-only refresh) RAS low after xCAS low (xCBR)			170		150		140	mA
I <sub>CC4</sub> ¶ Average page current	V <sub>DD</sub> = 3.6 V, t <sub>PC</sub> = MIN, RAS low, xCAS cycling			110		90		80	mA
I <sub>CC6</sub> # Average self-refresh current	xCAS < 0.2 V, RAS < 0.2 V, Measured after t <sub>RASS</sub> min			200		200		200	µA
I <sub>CC10</sub> # Average battery back-up operating current (equivalent refresh time is 128 ms), xCBR only	t <sub>RC</sub> = 125 µs, t <sub>RAS</sub> ≤ 300 ns, V <sub>DD</sub> - 0.2 V ≤ V <sub>IH</sub> ≤ 3.9 V, 0 V ≤ V <sub>IL</sub> ≤ 0.2 V, W and OE = V <sub>IH</sub> , Address and data stable			350		350		350	µA

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

‡ Measured with outputs open

§ Measured with a maximum of one address change while RAS = V<sub>IL</sub>

¶ Measured with a maximum of one address change during each page cycle, t<sub>PC</sub>

# For TMS428160AP only

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

**capacitance over recommended ranges of supply voltage and operating free-air temperature,  
 $f = 1$  MHz (see Note 3)**

PARAMETER		MIN	MAX	UNIT
$C_{i(A)}$	Input capacitance, A0–A11†		5	pF
$C_{i(OE)}$	Input capacitance, $\overline{OE}$		7	pF
$C_{i(RC)}$	Input capacitance, $\overline{xCAS}$ and $\overline{RAS}$		7	pF
$C_{i(W)}$	Input capacitance, $\overline{W}$		7	pF
$C_O$	Output capacitance‡		7	pF

† A10 and A11 are NC (no internal connection) for TMS418160A and TMS428160A/P.

‡  $\overline{LCAS}$  and  $\overline{UCAS} = V_{IH}$  to disable outputs

NOTE 3:  $V_{DD} = 5\text{ V} \pm 0.5\text{ V}$  or  $3.3\text{ V} \pm 0.3\text{ V}$  (see the Available Options table), and the bias on pins under test is 0 V.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 4)**

PARAMETER	'418160A-50		'418160A-60		'418160A-70		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub> Access time from column address (see Note 5)		25		30		35	ns
t <sub>CAC</sub> Access time from $\overline{\text{xCAS}}$ (see Note 5)		13		15		18	ns
t <sub>CPA</sub> Access time from $\overline{\text{xCAS}}$ precharge (see Note 5)		30		35		40	ns
t <sub>RAC</sub> Access time from $\overline{\text{RAS}}$ (see Note 5)		50		60		70	ns
t <sub>OEA</sub> Access time from $\overline{\text{OE}}$ (see Note 5)		13		15		18	ns
t <sub>CLZ</sub> Delay time, $\overline{\text{xCAS}}$ to output in the low-impedance state	0		0		0		ns
t <sub>OH</sub> Output data hold time from $\overline{\text{xCAS}}$	3		3		3		ns
t <sub>OHO</sub> Output data hold time from $\overline{\text{OE}}$	3		3		3		ns
t <sub>OFF</sub> Output buffer turn-off delay from $\overline{\text{xCAS}}$ (see Note 6)	0	13	0	15	0	18	ns
t <sub>OEZ</sub> Output buffer turn-off delay from $\overline{\text{OE}}$ (see Note 6)	0	13	0	15	0	18	ns

PARAMETER	'416160A-50 '42x160A/P-50		'416160A-60 '42x160A/P-60		'416160A-70 '42x160A/P-70		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub> Access time from column address (see Note 5)		25		30		35	ns
t <sub>CAC</sub> Access time from $\overline{\text{xCAS}}$ (see Note 5)		13		15		18	ns
t <sub>CPA</sub> Access time from $\overline{\text{xCAS}}$ precharge (see Note 5)		30		35		40	ns
t <sub>RAC</sub> Access time from $\overline{\text{RAS}}$ (see Note 5)		50		60		70	ns
t <sub>OEA</sub> Access time from $\overline{\text{OE}}$ (see Note 5)		13		15		18	ns
t <sub>CLZ</sub> Delay time, $\overline{\text{xCAS}}$ to output in the low-impedance state	0		0		0		ns
t <sub>OH</sub> Output data hold time from $\overline{\text{xCAS}}$	3		3		3		ns
t <sub>OHO</sub> Output data hold time from $\overline{\text{OE}}$	3		3		3		ns
t <sub>OFF</sub> Output buffer turn-off delay from $\overline{\text{xCAS}}$ (see Note 6)	0	13	0	15	0	18	ns
t <sub>OEZ</sub> Output buffer turn-off delay from $\overline{\text{OE}}$ (see Note 6)	0	13	0	15	0	18	ns

- NOTES: 4. With ac parameters, it is assumed that  $t_r = 5$  ns.  
5. Access times for TMS42x160A are measured with output reference levels of  $V_{OH} = 2$  V and  $V_{OL} = 0.8$  V.  
6. t<sub>OFF</sub> and t<sub>OEZ</sub> are specified when the output is no longer driven. Data-in should not be enabled until one of the applicable maximum specifications is satisfied.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)**

		'418160A-50		'418160A-60		'418160A-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Cycle time, read	90		110		130		ns
t <sub>WC</sub>	Cycle time, write	90		110		130		ns
t <sub>RWC</sub>	Cycle time, read-write	131		155		181		ns
t <sub>PC</sub>	Cycle time, page-mode read or write (see Note 7)	35		40		45		ns
t <sub>PRWC</sub>	Cycle time, page-mode read-write	76		85		96		ns
t <sub>RASP</sub>	Pulse duration, $\overline{\text{RAS}}$ active, page mode (see Note 8)	50	100 000	60	100 000	70	100 000	ns
t <sub>RAS</sub>	Pulse duration, $\overline{\text{RAS}}$ active, nonpage mode (see Note 8)	50	10 000	60	10 000	70	10 000	ns
t <sub>CAS</sub>	Pulse duration, xCAS active (see Note 9)	13	10 000	15	10 000	18	10 000	ns
t <sub>RP</sub>	Pulse duration, $\overline{\text{RAS}}$ (precharge)	30		40		50		ns
t <sub>WP</sub>	Pulse duration, write command	10		10		10		ns
t <sub>ASC</sub>	Setup time, column address	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address	0		0		0		ns
t <sub>DS</sub>	Setup time, data-in (see Note 10)	0		0		0		ns
t <sub>RCS</sub>	Setup time, read command	0		0		0		ns
t <sub>CWL</sub>	Setup time, write command before xCAS precharge	13		15		18		ns
t <sub>RWL</sub>	Setup time, write command before $\overline{\text{RAS}}$ precharge	13		15		18		ns
t <sub>WCS</sub>	Setup time, write command before xCAS active (early-write only)	0		0		0		ns
t <sub>WRP</sub>	Setup time, write before $\overline{\text{RAS}}$ active (CBR refresh only)	10		10		10		ns
t <sub>CAH</sub>	Hold time, column address	10		10		15		ns
t <sub>DH</sub>	Hold time, data-in (see Note 10)	10		10		15		ns
t <sub>RAH</sub>	Hold time, row address	8		10		10		ns
t <sub>RCH</sub>	Hold time, read command referenced to xCAS (see Note 11)	0		0		0		ns
t <sub>RRH</sub>	Hold time, read command referenced to $\overline{\text{RAS}}$ (see Note 11)	0		0		0		ns
t <sub>WCH</sub>	Hold time, write command during xCAS active (early-write only)	10		10		15		ns
t <sub>CLCH</sub>	Hold time, xCAS low to xCAS high	5		5		5		ns
t <sub>RHCP</sub>	Hold time, $\overline{\text{RAS}}$ active from xCAS precharge	30		35		40		ns
t <sub>OEH</sub>	Hold time, $\overline{\text{OE}}$ command	13		15		18		ns
t <sub>ROH</sub>	Hold time, $\overline{\text{RAS}}$ referenced to $\overline{\text{OE}}$	10		10		10		ns
t <sub>CHS</sub>	Hold time, xCAS active after $\overline{\text{RAS}}$ precharge	- 50		- 50		- 50		ns
t <sub>WRH</sub>	Hold time, write after $\overline{\text{RAS}}$ active (CBR refresh only)	10		10		10		ns
t <sub>CP</sub>	Delay time, xCAS precharge	8		10		10		ns
t <sub>AWD</sub>	Delay time, column address to write command (read-write operation only)	48		55		63		ns

- NOTES: 4. With ac parameters, it is assumed that  $t_r = 5$  ns.  
7. To assure  $t_{PC}$  min,  $t_{ASC}$  should be  $\geq t_{CP}$ .  
8. In a read-write cycle,  $t_{RWD}$  and  $t_{RWL}$  must be observed.  
9. In a read-write cycle,  $t_{CWD}$  and  $t_{CWL}$  must be observed.  
10. Referenced to the later of xCAS or W in write operations  
11. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.





**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4) (continued)**

		'418160A-50		'418160A-60		'418160A-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CHR</sub>	Delay time, $\overline{\text{xCAS}}$ referenced to $\overline{\text{RAS}}$ (xCBR refresh only)	10		10		10		ns
t <sub>CRP</sub>	Delay time, $\overline{\text{xCAS}}$ precharge to $\overline{\text{RAS}}$	5		5		5		ns
t <sub>CSH</sub>	Delay time, $\overline{\text{RAS}}$ active to $\overline{\text{xCAS}}$ precharge	50		60		70		ns
t <sub>CSR</sub>	Setup time, $\overline{\text{xCAS}}$ referenced to $\overline{\text{RAS}}$ (xCBR refresh only)	5		5		5		ns
t <sub>CWD</sub>	Delay time, $\overline{\text{xCAS}}$ to write command (read-write operation only)	36		40		46		ns
t <sub>OED</sub>	Delay time, $\overline{\text{OE}}$ to data in	13		15		18		ns
t <sub>RAD</sub>	Delay time, $\overline{\text{RAS}}$ to column address (see Note 12)	13	25	15	30	15	35	ns
t <sub>RAL</sub>	Delay time, column address to $\overline{\text{RAS}}$ precharge	25		30		35		ns
t <sub>CAL</sub>	Delay time, column address to $\overline{\text{xCAS}}$ precharge	25		30		35		ns
t <sub>RCD</sub>	Delay time, $\overline{\text{RAS}}$ to $\overline{\text{xCAS}}$ (see Note 12)	18	37	20	45	20	52	ns
t <sub>RPC</sub>	Delay time, $\overline{\text{RAS}}$ precharge to $\overline{\text{xCAS}}$ active	5		5		5		ns
t <sub>RSH</sub>	Delay time, $\overline{\text{xCAS}}$ active to $\overline{\text{RAS}}$ precharge	13		15		18		ns
t <sub>RWD</sub>	Delay time, $\overline{\text{RAS}}$ to write command (read-write operation only)	73		85		98		ns
t <sub>CPW</sub>	Delay time, $\overline{\text{xCAS}}$ precharge to write command (read-write operation only)	53		60		68		ns
t <sub>RASS</sub>	Pulse duration, self-refresh entry from $\overline{\text{RAS}}$ active (see Note 13)	100		100		100		μs
t <sub>RPS</sub>	Pulse duration, $\overline{\text{RAS}}$ precharge after self refresh	90		110		130		ns
t <sub>REF</sub>	Refresh time interval	'418160A		16		16		ms
t <sub>T</sub>	Transition time	2	30	2	30	2	30	ns

NOTES: 4. With ac parameters, it is assumed that  $t_T = 5$  ns.

12. The maximum value is specified only to assure access time.

13. During the period of  $10\mu\text{s} \leq t_{\text{RASS}} \leq 100\mu\text{s}$ , the device is in transition state from normal operation mode to self-refresh mode.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TMS416160A, TMS418160A  
TMS426160A, TMS426160AP, TMS428160A, TMS428160AP  
1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)**

	'416160A-50 '42x160A/P-50		'416160A-60 '42x160A/P-60		'416160A-70 '42x160A/P-70		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub> Cycle time, read	90		110		130		ns
t <sub>WC</sub> Cycle time, write	90		110		130		ns
t <sub>RWC</sub> Cycle time, read-write	131		155		181		ns
t <sub>PC</sub> Cycle time, page-mode read or write (see Note 7)	35		40		45		ns
t <sub>PRWC</sub> Cycle time, page-mode read-write	76		85		96		ns
t <sub>RASP</sub> Pulse duration, $\overline{\text{RAS}}$ active, page mode (see Note 8)	50	100 000	60	100 000	70	100 000	ns
t <sub>RAS</sub> Pulse duration, $\overline{\text{RAS}}$ active, nonpage mode (see Note 8)	50	10 000	60	10 000	70	10 000	ns
t <sub>CAS</sub> Pulse duration, $\overline{\text{xCAS}}$ active (see Note 9)	13	10 000	15	10 000	18	10 000	ns
t <sub>RP</sub> Pulse duration, $\overline{\text{RAS}}$ (precharge)	30		40		50		ns
t <sub>WP</sub> Pulse duration, write command	10		10		10		ns
t <sub>ASC</sub> Setup time, column address	0		0		0		ns
t <sub>ASR</sub> Setup time, row address	0		0		0		ns
t <sub>DS</sub> Setup time, data-in (see Note 10)	0		0		0		ns
t <sub>RCS</sub> Setup time, read command	0		0		0		ns
t <sub>CWL</sub> Setup time, write command before $\overline{\text{xCAS}}$ precharge	13		15		18		ns
t <sub>RWL</sub> Setup time, write command before $\overline{\text{RAS}}$ precharge	13		15		18		ns
t <sub>WCS</sub> Setup time, write command before $\overline{\text{xCAS}}$ active (early-write only)	0		0		0		ns
t <sub>WRP</sub> Setup time, write before $\overline{\text{RAS}}$ active (CBR refresh only)	10		10		10		ns
t <sub>CAH</sub> Hold time, column address	10		10		15		ns
t <sub>DH</sub> Hold time, data-in (see Note 10)	10		10		15		ns
t <sub>RAH</sub> Hold time, row address	8		10		10		ns
t <sub>RCH</sub> Hold time, read command referenced to $\overline{\text{xCAS}}$ (see Note 11)	0		0		0		ns
t <sub>RRH</sub> Hold time, read command referenced to $\overline{\text{RAS}}$ (see Note 11)	0		0		0		ns
t <sub>WCH</sub> Hold time, write command during $\overline{\text{xCAS}}$ active (early-write only)	10		10		15		ns
t <sub>CLCH</sub> Hold time, $\overline{\text{xCAS}}$ low to $\overline{\text{xCAS}}$ high	5		5		5		ns
t <sub>RHCP</sub> Hold time, $\overline{\text{RAS}}$ active from $\overline{\text{xCAS}}$ precharge	30		35		40		ns
t <sub>OEH</sub> Hold time, $\overline{\text{OE}}$ command	13		15		18		ns
t <sub>ROH</sub> Hold time, $\overline{\text{RAS}}$ referenced to $\overline{\text{OE}}$	10		10		10		ns
t <sub>CHS</sub> Hold time, $\overline{\text{xCAS}}$ active after $\overline{\text{RAS}}$ precharge	- 50		- 50		- 50		ns
t <sub>CP</sub> Delay time, $\overline{\text{xCAS}}$ precharge	8		10		10		ns
t <sub>AWD</sub> Delay time, column address to write command (read-write operation only)	48		55		63		ns

- NOTES: 4. With ac parameters, it is assumed that  $t_r = 5$  ns.  
7. To assure t<sub>PC</sub> min, t<sub>ASC</sub> should be  $\geq$  to t<sub>CP</sub>.  
8. In a read-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed.  
9. In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.  
10. Referenced to the later of  $\overline{\text{xCAS}}$  or W in write operations  
11. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4) (continued)

		'416160A-50 '42x160A/P-50		'416160A-60 '42x160A/P-60		'416160A-70 '42x160A/P-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CHR</sub>	Delay time, $\overline{\text{xCAS}}$ referenced to $\overline{\text{RAS}}$ (xCBR refresh only)	10		10		10		ns
t <sub>CRP</sub>	Delay time, $\overline{\text{xCAS}}$ precharge to $\overline{\text{RAS}}$	5		5		5		ns
t <sub>CSH</sub>	Delay time, $\overline{\text{RAS}}$ active to $\overline{\text{xCAS}}$ precharge	50		60		70		ns
t <sub>CSR</sub>	Setup time, $\overline{\text{xCAS}}$ referenced to $\overline{\text{RAS}}$ (xCBR refresh only)	5		5		5		ns
t <sub>CWD</sub>	Delay time, $\overline{\text{xCAS}}$ to write command (read-write operation only)	36		40		46		ns
t <sub>OED</sub>	Delay time, $\overline{\text{OE}}$ to data in	13		15		18		ns
t <sub>RAD</sub>	Delay time, $\overline{\text{RAS}}$ to column address (see Note 12)	13	25	15	30	15	35	ns
t <sub>RAL</sub>	Delay time, column address to $\overline{\text{RAS}}$ precharge	25		30		35		ns
t <sub>CAL</sub>	Delay time, column address to $\overline{\text{xCAS}}$ precharge	25		30		35		ns
t <sub>RCD</sub>	Delay time, $\overline{\text{RAS}}$ to $\overline{\text{xCAS}}$ (see Note 12)	18	37	20	45	20	52	ns
t <sub>RPC</sub>	Delay time, $\overline{\text{RAS}}$ precharge to $\overline{\text{xCAS}}$ active	5		5		5		ns
t <sub>RSH</sub>	Delay time, $\overline{\text{xCAS}}$ active to $\overline{\text{RAS}}$ precharge	13		15		18		ns
t <sub>RWD</sub>	Delay time, $\overline{\text{RAS}}$ to write command (read-write operation only)	73		85		98		ns
t <sub>CPW</sub>	Delay time, $\overline{\text{xCAS}}$ precharge to write command (read-write operation only)	53		60		68		ns
t <sub>RASS</sub>	Pulse duration, self-refresh entry from $\overline{\text{RAS}}$ active (see Note 13)	100		100		100		μs
t <sub>RPS</sub>	Pulse duration, $\overline{\text{RAS}}$ precharge after self refresh	90		110		130		ns
t <sub>REF</sub>	Refresh time interval	'416160A	64	64		64		ms
		'426160A	64	64		64		
		'426160AP	128	128		128		
		'428160A	16	16		16		ms
		'428160AP	128	128		128		
t <sub>T</sub>	Transition time	2	30	2	30	2	30	ns

- NOTES: 4. With ac parameters, it is assumed that  $t_r = 5$  ns.  
12. The maximum value is specified only to assure access time.  
13. During the period of  $10\mu\text{s} \leq t_{\text{RASS}} \leq 100\mu\text{s}$ , the device is in transition state from normal operation mode to self-refresh mode.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.




**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**  
 SMKS891B – AUGUST 1996 – REVISED MARCH 1997

**PARAMETER MEASUREMENT INFORMATION**




NOTE A:  $C_L$  includes probe and fixture capacitance.

DEVICE	$V_{DD}$ (V)	$R1$ ( $\Omega$ )	$R2$ ( $\Omega$ )	$V_{TH}$ (V)	$R_L$ ( $\Omega$ )
41x160A	5	828	295	1.31	218
42x160A/P	3.3	1178	868	1.4	500

**Figure 2. Load Circuits for Timing Parameters**

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter  $t_{CLCH}$  must be met.  
 B.  $t_{CAC}$  is measured from  $\overline{xCAS}$  to its corresponding DQx.  
 C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.  
 D.  $\overline{xCAS}$  order is arbitrary.


**Figure 3. Read-Cycle Timing**



**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443


# PARAMETER MEASUREMENT INFORMATION



- NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter  $t_{CLCH}$  must be met.  
B.  $\overline{xCAS}$  order is arbitrary.  
C.  $t_{CWL}$  must be satisfied for each  $\overline{xCAS}$  to write properly to each byte.

Figure 4. Write-Cycle Timing

### PARAMETER MEASUREMENT INFORMATION




- NOTES:
- To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter  $t_{CLCH}$  must be met.
  - $\overline{xCAS}$  order is arbitrary.
  - $t_{WCS}$  and  $t_{WCH}$  must be satisfied for each  $\overline{xCAS}$ .
  - $t_{DS}$  and  $t_{DH}$  of a DQ input are referenced to the corresponding  $\overline{xCAS}$ .
  - $t_{CWL}$  must be satisfied for each  $\overline{xCAS}$  to write properly to each byte.

Figure 5. Early-Write-Cycle Timing

## SMKS891B – AUGUST 1996 – REVISED MARCH 1997


## PARAMETER MEASUREMENT INFORMATION



### Figure 6. Read-Write-Cycle Timing



## PARAMETER MEASUREMENT INFORMATION




- NOTES:
- To hold the address latched by the first xCAS going low, the parameter  $t_{CLCH}$  must be met.
  - $t_{CAC}$  is measured from xCAS to its corresponding DQx.
  - Access time is  $t_{CPA}$ ,  $t_{AA}$ , or  $t_{CAC}$ -dependent.
  - Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
  - A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write- and read-modify-write timing specifications are not violated.
  - xCAS order is arbitrary.

Figure 7. Enhanced-Page-Mode Read-Cycle Timing



# PARAMETER MEASUREMENT INFORMATION




- NOTES: A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter  $t_{CLCH}$  must be met.  
B. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write timing specifications are not violated.  
C.  $\overline{xCAS}$  order is arbitrary.  
D.  $t_{CWL}$  must be satisfied for each  $\overline{xCAS}$  to ensure proper writing to each byte.

Figure 8. Enhanced-Page-Mode Write-Cycle Timing

TMS416160A, TMS418160A  
TMS426160A, TMS426160AP, TMS428160A, TMS428160AP  
1048576-WORD BY 16-BIT HIGH-SPEED DRAMS

SMKS891B – AUGUST 1996 – REVISED MARCH 1997



- NOTES:
- A. To hold the address latched by the first  $\overline{xCAS}$  going low, the parameter  $t_{CLCH}$  must be met.
  - B. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write timing specifications are not violated.
  - C.  $\overline{xCAS}$  order is arbitrary.
  - D.  $t_{WCS}$  and  $t_{WCH}$  must be satisfied for each  $\overline{xCAS}$ .
  - E.  $t_{DS}$  and  $t_{DH}$  for a DQ is referenced to the corresponding  $\overline{xCAS}$ .
  - F.  $t_{CWL}$  must be satisfied for each  $\overline{xCAS}$ .


**Figure 9. Enhanced-Page-Mode Early Write-Cycle Timing**



**TEXAS  
INSTRUMENTS**


POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

## PARAMETER MEASUREMENT INFORMATION



### Figure 10. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing

### PARAMETER MEASUREMENT INFORMATION



NOTE A: All  $\overline{\text{xCAS}}$  must be high.

Figure 11.  $\overline{\text{RAS}}$ -Only Refresh-Cycle Timing



**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

# PARAMETER MEASUREMENT INFORMATION




Figure 12. Hidden-Refresh-Cycle (Read) Timing

### PARAMETER MEASUREMENT INFORMATION





Figure 13. Hidden-Refresh-Cycle (Write) Timing

# PARAMETER MEASUREMENT INFORMATION



DQ0–DQ15 ————— HI-Z —————

NOTE A: Any xCAS can be used. If both  $\overline{LCAS}$  and  $\overline{UCAS}$  are used, both must satisfy  $t_{CSR}$  and  $t_{CHR}$ .

**Figure 14. Automatic-xCBR-Refresh-Cycle Timing**



### PARAMETER MEASUREMENT INFORMATION




Figure 15. Self-Refresh-Cycle Timing


**TMS416160A, TMS418160A**  
**TMS426160A, TMS426160AP, TMS428160A, TMS428160AP**  
**1048576-WORD BY 16-BIT HIGH-SPEED DRAMS**

SMKS891B – AUGUST 1996 – REVISED MARCH 1997

**MECHANICAL DATA**

**DGE (R-PDSO-G44/50)**

**PLASTIC SMALL-OUTLINE PACKAGE**



**ADVANCE INFORMATION**

- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.


**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

## MECHANICAL DATA

DZ (R-PDSO-J42)

PLASTIC SMALL-OUTLINE J-LEAD PACKAGE



- NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.  
C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0.125).

### device symbolization (TMS418160A illustrated)

