TRAILING EDGE PRODUCT - MINIMUM ORDER APPLIES



Elm Road, West Chirton Industrial Estate, North Shields, NE29 8SE, ENGLAND. TEL +44 (0191) 2930500. FAX +44 (0191) 2590997

Description

The PUMA68S4000X is a 4Mbit CMOS High Speed Static RAM organised as 128K x 32 in a JEDEC 68 pin surface mount PLCC, available with access times of 15ns, 20ns, or 25ns. The output width is user configurable as 8, 16 or 32 bits using four Chip Selects ($\overline{CS1}$ ~4).

The device features low power standby, multiple ground pins for maximum noise immunity and TTL compatible inputs and outputs. The PUMA 68S4000X offers a dramatic space saving advantage over four standard 128Kx8 devices. A low power standby option with 2V data retention mode is available.

128K x 32 SRAM MODULE

PUMA 68S4000X - 12/15/20/25


Issue 1.5 : December 1998

Features

- Very Fast Access Times of 12/15/20/25 ns.
- JEDEC 68 'J' leaded plastic surface mount Substrate
- Upgradeable footprint.
- User Configurable as 8 / 16 / 32 bit wide output.
- Operating Power (32-BIT) 4.40 W (Max) Low Power Standby (TTL) 1.32 W (Max) -L Version (CMOS) 44 mW (Max)
- Fully Static operation.

Pin Definition

- Multiple ground pins for maximum noise immunity.
- Single 5V±10% Power supply.



		16	Ŷ	с	S4	S3	S2	<u>S</u>	с	g	с	ပ	ш	Щ	16	15	4	15				
			Z	Ż	ö	ö	ö	ö	ž	Š	ž	ž	0	3	4	4	A	Ò				
		⊐ر					<u> </u>	<u>_</u>	<u> </u>	<u>_</u>												
D47	7	9	8	7	6	5	4	3	2	1	68	67	66	65	64	63	62		~~	_	D14	
D17		10																	60	_		
D18		11																	~~ I	_	D13	
D19		12																	58	_	D12	
VSS		13																	57	_	VSS	;
D20		14																	56		D11	
D21		15			F	ັບ	JN	1A	6	8	S 4	0	00	Х					55		D10	
D22		16				-			-	-	_	-							54		D9	
D23		17							V	IE\	N								53		D8	
VCC		18							-										52		VCC	;
D24		19							FF	RO	М								51		D7	
D25		20							AB	\sim	/=								50		D6	
D26		21																	49		D5	
D27		22																	48		D4	
VSS		23																	47		vss	;
D28		24																	46	_	D3	
D29	-	25																	45	_	D2	
D23		26																	44		D1	
D30	4	27	28	29	30	31	32	33	34	35	36	37	38	30	40	41	42		44			
	L		Ū	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ū	Ŭ	Ŭ	Ŭ	Ŭ	Ü	Ű	Ū				
		2	Q	ŝ	4	e C	3	Σ	9	υ	ო	2	Ξ	0	ŋ	ø	5	0				
		È	A6	∢	∢	∢	∢	∢	∢	Ś	A1	A1	Ā	A1	∢	∢	∢					
										-												

Package Details

Plastic 68 J-Leaded JEDEC PLCC

DC OPERATING CONDITIONS	
Absolute Maximum Ratings (1)	
Voltage on any pin relative to GND	V_{τ} -0.3 to +7.0 V
Power Dissipation	P_{T} 4.0 W
Storage Temperature	Τ _{sτg} -55 to +125 °C
DC Output Current	I _{out} 80 mA

Notes (1) Stresses above those listed may cause permanent damage. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions										
Parameter	Symbol	min	typ	max	Units					
Supply Voltage	V _{cc}	4.5	5.0	5.5	V					
Max Terminal Voltage	V _{TERM}	-0.3	-	7.0	V					
Input High Voltage	V _{IH}	2.2	-	Vcc+0.3	V					
Input Low Voltage	V ₁₁ ⁽¹⁾	-0.3	-	0.8	V					
Operating Temperature	T _A	0	-	70	°C					
	T _{AI}	-40	-	85	°C (Suffix I)					

Notes: (1) Pulse width: -3.0V for less than 5ns.

DC Electrical Characteristics (V _{cc} =5V±10%,T _A =-40°C to +85°C)											
Parameter	Symbol	Test Condition	min	typ	max	Unit					
Input Leakage Current Output Leakage Current	I _{li1} I _{lo}	V_{IN} =0V to V_{cc} $V_{I/O}$ =0V to V_{cc}	-20 -40	-	20 40	μA μA					
1	2 bit I _{cc32} 6 bit I _{cc16} 8 bit I _{cc8}	$CS^{(1)}=V_{IL}$, $I_{I/O}=0mA$, $f=f_{max}$ As above. As above.	-	- - -	840 540 400	mA mA mA					
Standby Supply Current (* -L Version (CM	TTL) I _{SB} /IOS) I _{SB1}	$ \frac{\overline{CS}^{(1)}=V_{IH}, f=f_{max}, V_{IN}=V_{IL} or V_{IH}}{\overline{CS} \ge V_{CC} - 0.2V, 0.2V \ge V_{IN} \ge V_{CC} - 0.2V, f=0 } $	- -	-	260 8	mA mA					
		.0mA,V _{cc} =Min 4.0mA,V _{cc} =Min	- 2.4	-	0.4 -	V V					

Notes: (1) CS1~4 inputs operate simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

(2) At $f=f_{max}$ address and data inputs are cycling at max frequency.

Capacitance (V _{cc} =5V, T _A =25°C, F=1Mhz)										
Parameter	Symbol	Test Condition	min	typ	max	Unit				
Input Capacitance Address, OE, WE	C _{IN1}	V _{IN} =0V	-	-	34	pF				
Output Capacitance 8-bit mode (worst case)	C _{I/O}	V _{I/O} =0V	-	-	42	pF				

Note: These parameters are calculated, not measured.

Output Load

AC Test Conditions



Operation Truth Table

CS1	CS2	CS3	CS4	ŌĒ	WE	SUPPLY CURRENT	MODE
L	н	н	н	x	L	Icc8	Write Do~7
Н	L	н	Н	Х	L	Ісся	Write D8~15
Н	Н	L	Н	Х	L	Ісся	Write D16~23
н	Н	н	L	Х	L	Ісся	Write D24~31
L	L	н	Н	Х	L	Icc16	Write Do~15
Н	Н	L	L	Х	L	Icc16	Write D16~31
L	L	L	L	Х	L	ICC32	Write Do~31
L	Н	Н	Н	L	Н	Icc8	Read Do~7
Н	L	Н	Н	L	Н	Icc8	Read D8~15
Н	Н	L	Н	L	Н	Icc8	Read D16~23
Н	Н	Н	L	L	Н	Icc8	Read D24~31
L	L	Н	Н	L	Н	Icc16	Read Do~15
Н	Н	L	L	L	Н	Icc16	Read D16~31
L	L	L	L	L	Н	Icc32	Read Do~31
Х	Х	Х	Х	Н	Н	ICC32/ICC16/ICC8	Do~31 High-Z
Н	Н	Н	Н	Х	Х	ISB,ISB1	Do~31 Standby

Notes : H = V_{IH} : L = V_{IL} : X = V_{IH} or V_{IL}

Low Vcc Data Retention Characteristics - L version only											
Parameter	Symbol	Test Condition	min	typ	max	Unit					
V _{cc} for Data Retention	V _{DR}	$\overline{CS}=V_{cc}$ -0.2V	2.0	-	-	V					
Data Retention Current	I _{CCDR1} ⁽¹⁾	$V_{cc} = 2.0V, \overline{CS} > V_{cc} - 0.2V, V_{IN} > 0V$	-	-	2.2	mA					
Data Retention Time	t _{CDR}	See Retention Waveform	0	-	-	ns					
Operation Recovery Time	t _R	See Retention Waveform	t _{RC}	-	-	ns					


.....

AC OPERATING CONDITIONS

Read Cycle										
		12		15		20		25		
Parameter	Symbol	min	max	min	max	min	max	min	max	Units
Read Cycle Time	t _{RC}	12	-	15	-	20	-	25	-	ns
Address Access Time	t _{AA}	-	12	-	15	-	20	-	25	ns
Chip Select Access Time	t _{ACS}	-	12	-	15	-	20	-	25	ns
Output Enable to Output Valid	t _{oe}	-	7	-	8	-	10	-	13	ns
Output Hold from Address Change	t _{он}	3	-	3	-	3	-	3	-	ns
Chip Selection to Output in Low Z	t _{CLZ}	2	-	2	-	3	-	3	-	ns
Output Enable to Output in Low Z	t _{olz}	0	-	0	-	0	-	0	-	ns
Chip Deselection to Output in High Z	t _{cHZ}	0	6	0	8	0	9	0	10	ns
Output Disable to Output in High Z	t _{onz}	0	5	0	7	0	8	0	10	ns

Write Cycle										
		12			15		20		25	
Parameter	Symbol	min	max	min	max	min	max	min	max	Units
Write Cycle Time	t _{wc}	12	-	15	-	20	-	25	-	ns
Chip Selection to End of Write	t _{cw}	10	-	12	-	15	-	20	-	ns
Address Valid to End of Write	t _{AW}	10	-	12	-	15	-	20	-	ns
Address Setup Time	t _{AS}	0	-	0	-	0	-	0	-	ns
Write Pulse Width	t _{wP}	10	-	12	-	15	-	20	-	ns
Write Recovery Time	t _{wR}	0	-	0	-	0	-	0	-	ns
Data to Write Time Overlap	t _{DW}	7	-	9	-	12	-	15	-	ns
Output Active from End of Write	t _{ow}	0	-	0	-	0	-	0	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	0	-	ns
Write to Output High Z	t _{wHZ}	6	-	-	7	-	10	-	12	ns


Read Cycle Timing Waveform^(1,2)




AC Read Characteristics Notes

- (1) $\overline{\text{WE}}$ is High for Read Cycle.
- (2) All read cycle timing is referenced from the last valid address to the first transition address.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels.
- (4) At any given temperature and voltage condition, t_{CHZ} (max) is less than t_{CLZ} (min) both for a given module and from module to module.
- (5) These parameters are sampled and not 100% tested.

Write Cycle No.1 Timing Waveform^(1,4)




Write Cycle No.2 Timing Waveform (1,5)



AC Write Characteristics Notes


- (1) All write cycle timing is referenced from the last valid address to the first transition address.
- (2) All writes occur during the overlap of $\overline{CS1}$ -4 and \overline{WE} low.
- (3) If \overline{OE} , $\overline{CS1}$ -4, and \overline{WE} are in the Read mode during this period, the I/O pins are low impedance state. Inputs of opposite phase to the output must not be applied because bus contention can occur.
- (4) Dout is the Read data of the new address.
- (5) \overline{OE} is continuously low.
- (6) Address is valid prior to or coincident with $\overline{CS1}$ -4 and \overline{WE} low, too avoid inadvertant writes.
- (7) $\overline{\text{CS1}}$ or $\overline{\text{WE}}$ must be high during address transitions.
- (8) When CS is low : I/O pins are in the output state. Input signals of opposite phase leading to the output should not be applied.
- (9) Defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Data Retention Waveform




Package Information Dimensions in mm(inches)

Plastic 68 Pin JEDEC Surface mount PLCC



Ordering Information



Soldering Recommendations.

Bake.

As specified on product packaging.

If not specified HMP Ltd. recommend a minimum bake of 6 hours duration @ 125°C, if parts have been exposed to the atmosphere for 24 hours or more.

Soldering.

Must not exceed, VPR 215 - 219°C, 60 secs.

IR / Convection Ramp Rate 6°C/sec max. Temp maintained at 125°C,120 secs max. Temp exceeding 183°C, 120 - 180 secs. Time at max. temp. 10 - 40 secs. Max temp. 220 +5/-0°C Ramp down -6°C/sec max.

Note :

Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for aparticular purpose.

Our products are subject to a constant process of development. Data may be changed without notice.

Products are not authorised for use as critical components in life support devices without the express written approval of a company director.