

SN54ALS259, SN74ALS259 8-BIT ADDRESSABLE LATCHES

SDAS217A – DECEMBER 1982 – REVISED DECEMBER 1994

- **8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion With Storage**
- **Asynchronous Parallel Clear**
- **Active-High Decoder**
- **Enable/Disable Input Simplifies Expansion**
- **Expandable for n-Bit Applications**
- **Four Distinct Functional Modes**
- **Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs**


description

These 8-bit addressable latches are designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches and being a 1-of-8 decoder or demultiplexer with active-high outputs.


Four distinct modes of operation are selectable by controlling the clear ($\overline{\text{CLR}}$) and enable ($\overline{\text{G}}$) inputs as shown in the function table. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch follows the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, $\overline{\text{G}}$ should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output follows the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

The SN54ALS259 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS259 is characterized for operation from 0°C to 70°C .

SN54ALS259 . . . J PACKAGE
SN74ALS259 . . . D OR N PACKAGE
(TOP VIEW)



SN54ALS259 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

Function Tables

FUNCTION

INPUTS		OUTPUT OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
$\overline{\text{CLR}}$	$\overline{\text{G}}$			
H	L	D	Q_{iO}	Addressable latch
H	H	Q_{iO}	Q_{iO}	Memory
L	L	D	L	8-line demultiplexer
L	H	L	L	Clear

D = the level at the data input.

Q_{iO} = the level of Q_i ($i = Q, 1, \dots, 7$ as appropriate) before the indicated steady-state input conditions were established.


SN54ALS259, SN74ALS259 8-BIT ADDRESSABLE LATCHES

SDAS217A – DECEMBER 1982 – REVISED DECEMBER 1994

Function Tables (Continued)

SELECT INPUTS			LATCH ADDRESSED
S2	S1	S0	
L	L	L	0
L	L	H	1
L	H	L	2
L	H	H	3
H	L	L	4
H	L	H	5
H	H	L	6
H	H	H	7

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

SN54ALS259, SN74ALS259 8-BIT ADDRESSABLE LATCHES

SDAS217A – DECEMBER 1982 – REVISED DECEMBER 1994

logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.



SN54ALS259, SN74ALS259 8-BIT ADDRESSABLE LATCHES

SDAS217A – DECEMBER 1982 – REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC}	7 V
Input voltage, V_I	7 V
Operating free-air temperature range, T_A : SN54ALS259	–55°C to 125°C
SN74ALS259	0°C to 70°C
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54ALS259			SN74ALS259			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.7			0.8	V
I_{OH}	High-level output current			–0.4			–0.4	mA
I_{OL}	Low-level output current			4			8	mA
t_w	Pulse duration	\overline{G} low		20			15	ns
		\overline{CLR} low		10			10	
t_{su}	Setup time	Data before $\overline{G}\uparrow$		20			15	ns
		Address before $\overline{G}\uparrow$		20			15	
t_h	Hold time	Data after $\overline{G}\uparrow$		0			0	ns
		Address after $\overline{G}\uparrow$		0			0	
T_A	Operating free-air temperature	–55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS259			SN74ALS259			UNIT	
		MIN	TYP‡	MAX	MIN	TYP‡	MAX		
V_{IK}	$V_{CC} = 4.5\text{ V}$, $I_I = -18\text{ mA}$			–1.5			–1.5	V	
V_{OH}	$V_{CC} = 4.5\text{ V to }5.5\text{ V}$, $I_{OH} = -0.4\text{ mA}$	$V_{CC} - 2$			$V_{CC} - 2$			V	
V_{OL}	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 4\text{ mA}$		0.25	0.4		0.25	0.4	V
		$I_{OL} = 8\text{ mA}$					0.35	0.5	
I_I	$V_{CC} = 5.5\text{ V}$, $V_I = 7\text{ V}$			0.1			0.1	mA	
I_{IH}	$V_{CC} = 5.5\text{ V}$, $V_I = 2.7\text{ V}$			20			20	μA	
I_{IL}	$V_{CC} = 5.5\text{ V}$, $V_I = 0.4\text{ V}$			–0.1			–0.1	mA	
I_{O}^{\S}	$V_{CC} = 5.5\text{ V}$, $V_O = 2.25\text{ V}$	–20		–112	–30		–112	mA	
I_{CC}	$V_{CC} = 5.5\text{ V}$		14	22		14	22	mA	

‡ All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .



SN54ALS259, SN74ALS259 8-BIT ADDRESSABLE LATCHES

SDAS217A – DECEMBER 1982 – REVISED DECEMBER 1994

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5\text{ V to }5.5\text{ V},$ $C_L = 50\text{ pF},$ $R_L = 500\ \Omega,$ $T_A = \text{MIN to MAX}^\dagger$				UNIT
			SN54ALS259		SN74ALS259		
			MIN	MAX	MIN	MAX	
t _{PHL}	CLR	Any Q	2	15	2	12	ns
t _{PLH}	Data	Any Q	4	22	4	19	ns
t _{PHL}			2	15	2	12	
t _{PLH}	Address	Any Q	4	26	4	22	ns
t _{PHL}			2	15	2	12	
t _{PLH}	Execute	Any Q	4	22	4	20	ns
t _{PHL}			2	16	2	13	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SN54ALS259, SN74ALS259 8-BIT ADDRESSABLE LATCHES

SDAS217A – DECEMBER 1982 – REVISED DECEMBER 1994

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
 D. All input pulses have the following characteristics: $PRR \leq 1$ MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
 E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [APPLICATION NOTES](#) | [USER GUIDES](#) | [MORE LITERATURE](#)

PRODUCT SUPPORT: [TRAINING](#)

SN54ALS259, 8-Bit Addressable Latches

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN54ALS259	SN74ALS259
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-0.4/8
Output	2S	2S
No. of Bits	8	8
th (ns)	0	0
tpd max (ns)		19
tsu (ns)		15

FEATURES

[▲Back to Top](#)

- 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion With Storage
- Asynchronous Parallel Clear
- Active-High Decoder
- Enable/Disable Input Simplifies Expansion
- Expandable for n-Bit Applications
- Four Distinct Functional Modes
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

DESCRIPTION

[▲Back to Top](#)

These 8-bit addressable latches are designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches and being a 1-of-8 decoder or demultiplexer with active-high outputs.

Four distinct modes of operation are selectable by controlling the clear (\overline{CLR}) and enable (G\) inputs as shown in the function table. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The

addressed latch follows the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, G\ should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output follows the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

The SN54ALS259 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS259 is characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

[▲Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

[▲Back to Top](#)

APPLICATION NOTES

[▲ Back to Top](#)

View Application Notes for [Digital Logic](#)

- [Advanced Schottky \(ALS and AS\) Logic Families \(SDAA010 - Updated: 08/01/1995\)](#)
- [Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs \(Rev. A\) \(SCBA012A - Updated: 08/01/1997\)](#)
- [Designing With Logic \(Rev. C\) \(SDYA009C - Updated: 06/01/1997\)](#)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits \(SZZA026 - Updated: 06/20/2001\)](#)
- [Input and Output Characteristics of Digital Integrated Circuits \(SDYA010 - Updated: 10/01/1996\)](#)
- [Live Insertion \(SDYA012 - Updated: 10/01/1996\)](#)
- [TI IBIS File Creation, Validation, and Distribution Processes \(SZZA034 - Updated: 08/29/2002\)](#)
- [Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh \(Rev. A\) \(SZZA036A - Updated: 02/27/2003\)](#)

MORE LITERATURE

[▲ Back to Top](#)

- [Enhanced Plastic Portfolio Brochure \(SGZB004, 387 KB - Updated: 08/19/2002\)](#)
- [Logic Reference Guide \(SCYB004, 1032 KB - Updated: 10/23/2001\)](#)
- [MicroStar Junior BGA Design Summary \(SCET004, 167 KB - Updated: 07/28/2000\)](#)
- [Military Brief \(SGYN138, 803 KB - Updated: 10/10/2000\)](#)
- [Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet \(Rev. A\) \(SDYZ001A, 138 KB - Updated: 07/01/1996\)](#)
- [Palladium Lead Finish User's Manual \(SDYV001, 2041 KB - Updated: 11/01/1996\)](#)
- [QML Class V Space Products Military Brief \(Rev. A\) \(SGZN001A, 257 KB - Updated: 10/07/2002\)](#)

USER GUIDES

[▲ Back to Top](#)

- [LOGIC Pocket Data Book \(SCYD013, 4837 KB - Updated: 12/05/2002\)](#)

PRICING/AVAILABILITY/PKG

[▲ Back to Top](#)

DEVICE INFORMATION Updated Daily								TI INVENTORY STATUS As Of 09:00 AM GMT, 17 Apr 2003			REPORTED DISTRIBUTOR INVENTORY As Of 09:00 AM GMT, 17 Apr 2003		
ORDERABLE DEVICE	STATUS	PACKAGE TYPE PINS	TEMP (°C)	DSCC NUMBER	PRODUCT CONTENT	BUDGETARY PRICING QTY SUS	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
5962-88741012A	OBSOLETE	LCCC (FK) 20	-55 TO 125		View Contents	1KU		0*		Call**	None Reported View Distributors		
5962-8874101EA	ACTIVE	CDIP (J) 16	-55 TO 125		View Contents	1KU 4.55	1	249*	>10k 20 May	8 WKS	Avnet Americas	242	BUY NOW
											Avnet-SILICA Europe	84	BUY NOW
5962-8874101FA	OBSOLETE	CFP (W) 16	-55 TO 125		View Contents	1KU		0*		Call**	None Reported View Distributors		
SN54ALS259J	ACTIVE	CDIP (J) 16	-55 TO 125		View Contents	1KU 3.86	1	5852*	>10k 20 May	8 WKS	None Reported View Distributors		
SNJ54ALS259FK	OBSOLETE	LCCC (FK) 20	-55 TO 125		View Contents	1KU		0*		Call**	None Reported View Distributors		
SNJ54ALS259J	ACTIVE	CDIP (J) 16	-55 TO 125	5962-8874101EA	View Contents	1KU 4.55	1	331*	>10k 20 May	8 WKS	None Reported View Distributors		

[Products](#) | [Applications](#) | [Support](#) | [my.TI](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.
[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)