32K X 8 SRAM

FEATURES

- Access times of 12,15,20 ns
- Fast output enable (tDOE) for cache applications
- Low active power: 400 mW (Typical)
- Low standby power
- · Fully static operation, no clock or refresh required
- TTL Compatible Inputs and Outputs
- TSOP (only) offered in "reverse" TSOP package for easy 2-sided board assembly
- Single +5V power supply
- · Industrial and military temperature range


FUNCTIONAL DESCRIPTION

The ASSI AS5C2568DJ is a high speed, low power, 32,768 word by 8-bit CMOS static RAM. It is fabricated using ASI's high performance CMOS, double metal technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 12 ns (Max).

When Chip Enable (\overline{CE}) is HIGH, the device assumes a standby mode at which the power dissipation can be reduced down to $10\mu W$ (typical) at CMOS input levels.

Easy memory expansion is provided by using asserted LOW $\overline{\text{CE}}$ and asserted LOW output enable inputs $(\overline{\text{OE}})$. The asserted LOW write enable $(\overline{\text{WE}})$ controls both writing and reading of the memory.

The ASSC2568DJ is pin-compatible with other 32K X 8 SRAM's in the SOJ, and TSOP package.



ABSOLUTE MAXIMUM RATINGS

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature.....-65°C to +150°C Ambient Temperature

with Power Applied.....-55°C to +125°C

ELECTRICAL CHARACTERISTICS Over the operating Range (-40°C ≤ T ≤ 85°C; Vcc ≈ 5V ± 10%)-Industrial Temps.

Symbol	Parameter	Test Conditions	AS5C25	68DJ-15	AS5C2568DJ-20		11
Symbol	rarameter	lest Conditions	Min.	Max.	Min.	Max.	Unit
I _{CC1}	Dynamic Operating Current	V _{CC} = Max, lout = mA, CE = VIL, f = fmax		150		140	mA
lcc2	Operating Current	$V_{CC} = Max$, $IOUT = mA$, $\overline{CE} = VIL$, $f = 0$		100		100	mA
I _{SB1}	TTL Standby Current -TTL Inputs	$V_{CC} = Max$, $V_{IN} = V_{IH}$ or V_{IL} , \overline{CE} V_{IH} , $f = fmax$		30		30	mA
I _{SB2}	CMOS Standby Current -CMOS Inputs	$V_{CC} = Max$, $\overline{CE} \le V_{CC}$ -0.2V, $V_{IN} \le V_{CC}$ -0.2V or $V_{IN} \le 0.2V$ f = 0		15		15	mA
, I _{LI}	Input Leakage Current	$GND \le V_{1N} \le V_{CC}$	-1	1	-1	1	μΑ
I _{LO}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} Output Disabled	-1	1	-1	1	μA
V _{OH}	Output High Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		2.4		٧
Vol	Output Low Voltate	V_{CC} = Min., I_{OL} = 8.0 mA		0.4		0.4	V
V _{IH}	Input High Voltage		2.2	V _{CC} +0.5	2.2	V _{CC} +0.5	٧
V _{IL}	Input Low Voltage		-0.5	0.8	-0.5	0.8	٧


Capacitance4


Symbol	Description	Max.	Unit
CiN	Input Capacitance	5	pF
Cio	I/O Capacitance	5	pF

AC Test Loads and Waveforms

(a) C₁= 30 pF INCLUDING JIG AND SCOPE

(b) C₂=5 pF INCLUDING JIG AND SCOPE





Equivalent to: Thevenin Equivalent 167 Ω

Output 0 1.73V

Notes:

- 1. No more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. Tested initially and after any design or process changes that may effect these parameters.
- 3. $V_{\rm HL} = -3.0 \text{ V}$ for pulse width less than 3 ns.

Electrical Characteristics Over the operating Range (-55°C ≤ TA ≤ 125°C; Vcc = 5V ± 10%)-Military Temps.

Symbol	Parameter	Test Conditions	AS5C25	()-:4		
Symbol	Parameter	rest Conditions	Min.	Max.	Unit	
ICC1	Dynamic Operating Current	$V_{CC} = Max.$, $I_{OUT} = mA$, $\overline{CE} = V_{IL}$, $f = fmax$		145	m A	
ICC2	Operating Current	$V_{CC} = Max.$, $I_{OUT} = mA$, $\overline{CE} = V_{IL}$, $f = 0$		105	m A	
ISB1	TTL Standby Current -TTL Inputs	$V_{CC} = Max., V_{IN} = V_{IH} \text{ or } V_{IL}, \overline{CE} \ge V_{IH}, f = fmax$		60	m A	
ISB2	CMOS Standby Current -CMOS Inputs	$V_{CC} = Max., \overline{CE} \ge V_{CC} -0.2V,$ $V_{IN} \ge V_{CC} -0.2V \text{ or } V_{IN} \le 0.2V, f = 0$		30	mΑ	
ILI	Input Leakage Current	GND ≤ V _{IN} ≤ V _{CC}	-1	1	mΑ	
ILO	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} Output Disabled	-1	1	mΑ	
voн	Output High Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		٧	
VOL	Output Low Voltate	V _{CC} = Min., I _{OL} = 8.0 mA		0.4	٧	
VIH	Input High Voltage		2.2	VCC +0.5	٧	
VIL	Input Low Voltage		-0.5	0.8	V	

Switching Characteristics Over the operating Range (-12 and -15, -40°C To +85°C) (-20, -55°C To + 125°C)

Parameter	Description	AS5C2568DJ-12		AS5C2568DJ-15		AS5C2568DJ-20		Unit
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Onit
Read Cycle						,		
t _{RC}	Read Cycle Time	12		15		20		ns
taa	Address Access Time		12		15		20	ns
toha	Output Hold Time	3		3	<u> </u>	3		ns
taces, taces	CE Access Time		12		15		20	ns
t _{DOE}	OE Access Time	-	5		7		8	ns
t _{LZOE}	OE to Low-Z Output	0		0		0		ns
thzoe ²	OE to High-Z Output		5		6		7	ns
tuzces, tuzcez	CE to Low-Z Output	3		3		3		ns
thzce1 thzce2	CE to High-Z Output		6		8		9	ns
tpu	CE to Power Up	0		0		0		ns
t _{PD}	CE to Power Down		12		15		20	ns
Write Cycle ³								
t _{w c}	Write Cycle Time	12		15		20		ns
tscer, tscez	CE to Write End	8		10		12		ns
taw	Address to Set-up Time to Write End	8		10		12		ns
tha	Address Hold to Write End	0		0		0	,	ns
tsa	Address Set-up Time	0		0		0		ns
tow e1	WE Pulse Width (OE = HIGH)	8		10		12		ns
t _{pw e2}	WE Pulse Width (OE = LOW)	12		12		15		ns
tsp	Data Set-up to Write End	6		7		10		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
thzwe ²	WE LOW to High-Z Output		7		7		9	ns
t _{LZWE}	WE HIGH to Low-Z Output	2		2		2		ns

Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 - 3.0 V and output loading specified in AC Test Loads and Waveforms Figure (a).
- 2. Tested with the load in AC Test Loads and Waveforms Figure (b).
- The internal write time is defined by the over lap of CE LOW and WE LOW All signals must be in valid states to initiate a write, but any signal can be deasserted to terminate the write. The Data Input Set-up

and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

- Tested with OE HIGH.
- WE is HIGH for a Read Cycle.
- The device is continuously selected. OE, CE,=V,
- Address is valid prior to or coincident with CE LOW transitions. I/O will assume the High-Z state if $\overrightarrow{OE} > V_{int}$. 7.

PIN DESCRIPTION

A.-A.: Address Inputs

These 15 address inputs select one of the 32,768 8-bit words in the RAM.

CE: Chip Enable Input

 $\overline{\text{CE}}$ is asserted LOW. The Chip Enable is asserted LOW to read from or write to the device. If Chip Enable is deasserted, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when the device is deselected.

OE: Output Enalbe Input

The Output Enable Input is asserted LOW. If the Output Enable


is asserted LOW while \overline{CE} is asserted (LOW) and \overline{WE} is deasserted (HIGH), date from the SRAM will be present on the $\frac{1}{OE}$ is deasserted.


WE: Write Enable Input

The Write Enable Input is asserted LOW and controls read and write operations. When \overline{CE} and \overline{WE} are both asserted (LOW) input data present on the I/O pins will be written into the selected memory location.

I/O₀-I/O₇: Common Input/Output Pins GND: Ground


Switching Waveforms Read Cycle No. 1






Switching Waveforms (continued)


Write Cycle No.1 (CE₁, or CE₂ controlled, OE is HIGH or LOW: CE₁ or CE₂ Terminates Write)



Write Cycle No.2 (WE controlled, OE is HIGH, CE1 is LOW, and CE2 is HIGH: WE Terminates Write)



Write Cycle No.3 (WE controlled, OE is LOW, CE2 is HIGH, CE1 is LOW: WE Terminates Write)




Truth Table

Mode	WE	CE	ŌĒ	1/0	Icc
Standby	Х	Н	X	High-Z	I _{SB1} , I _{SB2}
Standby	X	Х	Х	High-Z	I _{SB1} , I _{SB2}
Selected/Output Disabled	н	L	Н	High-Z	I _{CC1} , I _{CC2}
Read	Н	L	L	D _{OUT}	lcc1, lcc2
Write	L	L	Х	D _{in}	l _{CC1} , l _{CC2}

Package Diagrams

28-Pin Small Outline J-Bend (SOJ)

Ar Joned



28-Pin Thin Small Outline Package (TSOP)

