

DRAM

1 MEG x 16 DRAM

3.3V FAST PAGE MODE,
OPTIONAL SELF REFRESH

FEATURES

- JEDEC- and industry-standard x16 timing, functions, pinouts and packages
- High-performance CMOS silicon-gate process
- Single power supply: +3.3V ±0.3V
- All device pins are TTL-compatible
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), HIDDEN and SELF
- BYTE WRITE and BYTE READ access cycles
- 1,024-cycle refresh (10 row-, 10 column-addresses)
- Low power, 3mW standby; 225mW active, typical
- Optional SELF REFRESH mode, with Extended Refresh rate (8X)

OPTIONS

MARKING

- Timing

60ns access	-6
70ns access	-7
80ns access	-8
- Refresh Rate

Standard and 16ms period	None
SELF REFRESH and 128ms period	S
- Packages

Plastic SOJ (400 mil)	DJ
Plastic TSOP (400 mil)	TG
- Part Number Example: MT4LC1M16C3TG-7 S


GENERAL DESCRIPTION

The MT4LC1M16C3(S) is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x16 configuration. The MT4LC1M16C3 has both BYTE WRITE and WORD WRITE access cycles via two $\overline{\text{CAS}}$ pins ($\overline{\text{CASL}}$ and $\overline{\text{CASH}}$). These function in an identical manner to a single $\overline{\text{CAS}}$ of other DRAMs in that either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ will generate an internal $\overline{\text{CAS}}$.


The MT4LC1M16C3 $\overline{\text{CAS}}$ function and timing are determined by the first $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$) to transition LOW and the last $\overline{\text{CAS}}$ to transition back HIGH. Use of only one of the two results in a BYTE access cycle. $\overline{\text{CASL}}$ transitioning LOW selects an access cycle for the lower byte (DQ1-DQ8) and $\overline{\text{CASH}}$ transitioning LOW selects an access cycle for the upper byte (DQ9-DQ16).

PIN ASSIGNMENT (Top View)


42-Pin SOJ (DC-7)



44/50-Pin TSOP (DD-6)



FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 20 address bits during READ or WRITE cycles. These are entered ten bits (A0-A9) at a time. \overline{RAS} is used to latch the first ten bits and \overline{CAS} the latter ten bits. The \overline{CAS} function is determined by the first \overline{CAS} (\overline{CASL} or \overline{CASH}) to transition LOW and the last one to transition back HIGH. The \overline{CAS} function also determines whether the cycle will be a refresh cycle (\overline{RAS} ONLY) or an active cycle (READ, WRITE or READ WRITE) once \overline{RAS} goes LOW.

The \overline{CASL} and \overline{CASH} inputs internally generate a \overline{CAS} signal functioning in an identical manner to the single \overline{CAS} input of other DRAMs. The key difference is each \overline{CAS} input (\overline{CASL} and \overline{CASH}) controls its corresponding DQ tristate logic (in conjunction with \overline{OE} and \overline{WE}). \overline{CASL} controls DQ1 through DQ8 and \overline{CASH} controls DQ9 through DQ16. The two \overline{CAS} controls give the MT4C1M16C3 both BYTE READ and BYTE WRITE cycle capabilities.

A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O. Pin direction is controlled by \overline{OE} and \overline{WE} .

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 1,024 combinations of

\overline{RAS} addresses (A0-A9) are executed at least every 16ms (128ms on S-version), regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

BYTE ACCESS CYCLE

The BYTE WRITES and BYTE READS are determined by the use of \overline{CASL} and \overline{CASH} . Enabling \overline{CASL} will select a lower BYTE access (DQ1-DQ8). Enabling \overline{CASH} will select an upper BYTE access (DQ9-DQ16). Enabling both \overline{CASL} and \overline{CASH} selects a WORD WRITE cycle.

The MT4C1M16C3 may be viewed as two 1 Meg x 8 DRAMs that have common input controls, with the exception of the \overline{CAS} inputs. Figure 1 illustrates the BYTE WRITE and WORD WRITE cycles. Figure 2 illustrates BYTE READ and WORD READ cycles.

SELF REFRESH

SELF REFRESH is similar to CBR except that the DRAM provides its own internal clocking during SLEEP mode. Thus, an external clock is not required. This results in additional power savings and design ease. The DRAM's SELF REFRESH mode is initiated by executing a CBR REFRESH cycle and holding both \overline{RAS} and \overline{CAS} LOW for a specified period. The industry standard for this value is 100 μ s minimum (t_{RASS}). The DRAM will remain in the SELF REFRESH mode while \overline{RAS} and \overline{CAS} remain LOW. Once \overline{CAS} has been held LOW for 'CHD, \overline{CAS} is no longer required to remain LOW and becomes a "don't care." \overline{CAS} is a "don't care" until 'CHS, at which time \overline{CAS} must be either HIGH or LOW.

The SELF REFRESH mode is terminated by taking \overline{RAS} HIGH for the time minimum of an operation cycle, t_{RPS} . Once the SELF REFRESH mode has been terminated, it is recommended that the user perform a refresh of all rows within the time of the external refresh rate prior to active use of the DRAM. The external refresh rate is typically 125 μ s per row-address. Once this burst has been completed, the DRAM may be used in the functional mode with distributed refreshes, such as CBR or \overline{RAS} ONLY.

The alternative approach when exiting SELF REFRESH mode is to utilize distributed refreshes once t_{RPS} has been met, provided CBR REFRESH cycles are employed. The first CBR pulse should occur within the time of the external refresh rate prior to active use of the DRAM and must be executed within three external refresh rate periods. This will ensure maximum data integrity.




Figure 1
WORD AND BYTE WRITE EXAMPLE




Figure 2
WORD AND BYTE READ EXAMPLE

TRUTH TABLE

FUNCTION	RAS	CASL	CASH	WE	OE	ADDRESSES		DQs	NOTES	
						'R	'C			
Standby	H	H→X	H→X	X	X	X	X	High-Z		
READ: WORD	L	L	L	H	L	ROW	COL	Data-Out		
READ: LOWER BYTE	L	L	H	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte, High-Z		
READ: UPPER BYTE	L	H	L	H	L	ROW	COL	Lower Byte, High-Z Upper Byte, Data-Out		
WRITE: WORD (EARLY WRITE)	L	L	L	L	X	ROW	COL	Data-In		
WRITE: LOWER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	H	L	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In		
READ WRITE	L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2	
PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Data-Out	2
	2nd Cycle	L	H→L	H→L	H	L	n/a	COL	Data-Out	2
PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data-In	1
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2	
HIDDEN REFRESH	READ	L→H→L	L	L	H	L	ROW	COL	Data-Out	2
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 3
RAS ONLY REFRESH	L	H	H	X	X	ROW	n/a	High-Z		
CBR REFRESH	H→L	L	L	H	X	X	X	High-Z	4	
SELF REFRESH	H→L	L	L	H	X	X	X	High-Z		

- NOTE:**
1. These WRITE cycles may also be BYTE WRITE cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 2. These READ cycles may also be BYTE READ cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 3. EARLY WRITE only.
 4. Only one $\overline{\text{CAS}}$ must be active ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$).


MT4LC1M16C3(S)
1 MEG x 16 DRAM
ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-1V to +4.6V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC OPERATING SPECIFICATIONS

 (Notes: 1, 6, 7, 42) (V_{CC} = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 3.6V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High Voltage (I _{OUT} = -2.0mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2.0mA)	V _{OL}		0.4	V	

ELECTRICAL CHARACTERISTICS AND DC OPERATING SPECIFICATIONS

 (Notes: 1, 6, 7, 42) (V_{CC} = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$)	I _{CC2}	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Address Cycling: $t^1RC = t^1RC$ [MIN])	I _{CC3}	150	140	130	mA	3, 4, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$, Address Cycling: $t^1PC = t^1PC$ [MIN]; t^1CP , $t^1ASC = 10ns$)	I _{CC4}	80	70	60	mA	3, 4, 26
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} = V_{IH}$; $t^1RC = t^1RC$ [MIN])	I _{CC5}	150	140	130	mA	3
REFRESH CURRENT: CBR Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Address Cycling: $t^1RC = t^1RC$ [MIN])	I _{CC6}	150	140	130	mA	3, 5
REFRESH CURRENT: Extended (S-only) Average power supply current during BBU REFRESH: $\overline{\text{CAS}} = 0.2V$ or CBR cycling; $\overline{\text{RAS}} = t^1RAS$ (MIN); $\overline{\text{WE}}$, A0-A9 and $D_{IN} = V_{CC} - 0.2V$ (D _{IN} may be left open); $t^1RC = 125\mu s$ (1,024 rows at $125\mu s = 128ms$)	I _{CC7}	150	150	150	μA	3, 5
REFRESH CURRENT: SELF (S-only) Average power supply current during SELF REFRESH: CBR cycle with $\overline{\text{RAS}} \geq t^1RASS$ (MIN) and $\overline{\text{CAS}}$ held LOW; $\overline{\text{WE}} = V_{CC} - 0.2V$; A0-A9 and $D_{IN} = V_{CC} - 0.2V$ or 0.2V (D _{IN} may be left open)	I _{CC8}	150	150	150	μA	5, 27

CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Addresses	C _{I1}	5	pF	2
Input Capacitance: RAS, CASL, CASH, WE, OE	C _{I2}	7	pF	2
Input/Output Capacitance: DQ	C _{I0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +3.3V ±0.3V)

AC CHARACTERISTICS	PARAMETER	-6		-7		-8		UNITS	NOTES
		SYM	MIN	MAX	MIN	MAX	MIN		
Random READ or WRITE cycle time	¹ RC	110			130		150	ns	
READ WRITE cycle time	¹ RWC	150			180		200	ns	
FAST-PAGE-MODE READ or WRITE cycle time	¹ PC	35			40		45	ns	35
FAST-PAGE-MODE READ-WRITE cycle time	¹ PRWC	85			95		100	ns	35
Access time from RAS	¹ RAC		60		70		80	ns	14
Access time from CAS	¹ CAC		15		20		20	ns	15, 33
Output Enable	¹ OE		15		15		15	ns	33
Access time from column-address	¹ AA		30		35		40	ns	
Access time from CAS precharge	¹ CPA		35		40		45	ns	33
RAS pulse width	¹ RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	¹ RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	¹ RSH	15		20		20		ns	40
RAS precharge time	¹ RP	40		50		60		ns	
CAS pulse width	¹ CAS	15	100,000	20	100,000	20	100,000	ns	39
CAS hold time	¹ CSH	60		70		80		ns	32
CAS precharge time	¹ CPN	10		10		10		ns	16, 36
CAS precharge time (FAST PAGE MODE)	¹ CP	10		10		10		ns	36
RAS to CAS delay time	¹ RCD	20	45	20	50	20	60	ns	17, 31
CAS to RAS precharge time	¹ CRP	5		5		5		ns	32
Row-address setup time	¹ ASR	0		0		0		ns	
Row-address hold time	¹ RAH	10		10		10		ns	
RAS to column-address delay time	¹ RAD	15	30	15	35	15	40	ns	18
Column-address setup time	¹ ASC	0		0		0		ns	31
Column-address hold time	¹ CAH	10		15		15		ns	31
Column-address hold time (referenced to RAS)	¹ AR	50		55		60		ns	
Column-address to RAS lead time	¹ RAL	30		35		40		ns	
Read command setup time	¹ RCS	0		0		0		ns	26, 31
Read command hold time (referenced to CAS)	¹ RCH	0		0		0		ns	19, 26, 32
Read command hold time (referenced to RAS)	¹ RRH	0		0		0		ns	19
CAS to output in Low-Z	¹ CLZ	3		3		3		ns	33, 30

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS		-6		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Output buffer turn-off delay	t_{OFF}	3	15	3	20	3	20	ns	20, 30, 33
\overline{WE} command setup time	t_{WCS}	0		0		0		ns	21, 26, 31
Write command hold time	t_{WCH}	10		15		15		ns	26, 40
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		60		ns	26
Write command pulse width	t_{WP}	10		15		15		ns	26
Write command to \overline{RAS} lead time	t_{RWL}	15		20		20		ns	26
Write command to \overline{CAS} lead time	t_{CWL}	15		20		20		ns	26, 32
Data-in setup time	t_{DS}	0		0		0		ns	22, 33
Data-in hold time	t_{DH}	10		15		15		ns	22, 33
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		60		ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	85		95		105		ns	21
Column-address to \overline{WE} delay time	t_{AWD}	55		60		65		ns	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	40		45		45		ns	21, 31
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	t_{REF}		16		16		16	ms	28
Refresh period - S option (1,024 cycles)	t_{REF}		128		128		128	ms	28
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	5		5		5		ns	5, 31
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	15		15		15		ns	5, 32
\overline{WE} hold time (CBR REFRESH)	t_{WRH}	10		10		10		ns	26
\overline{WE} setup time (CBR REFRESH)	t_{WRP}	10		10		10		ns	26
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	
Output disable	t_{OD}	3	15	3	15	3	15	ns	29, 30, 41
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEH}	15		15		15		ns	28
Last \overline{CAS} going LOW to first \overline{CAS} to return HIGH	t_{CLCH}	10		10		10		ns	34
\overline{RAS} pulse width during SELF REFRESH cycle	t_{RASS}	100		100		100		μs	27
\overline{RAS} precharge time during SELF REFRESH cycle	t_{RPS}	110		130		150		ns	27
\overline{CAS} LOW to "don't care" during SELF REFRESH cycle	t_{CHD}	15		15		15		ns	


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = +3.3V; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If CAS = V_{IH}, data output is High-Z.
12. If CAS = V_{IL}, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to one TTL gate, 50pF and V_{OL} = 0.8V and V_{OH} = 2.0V.
14. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
18. Operation within the tRAD limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL}.
21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until CAS or OE goes back to V_{IH}) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle.
22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, Q goes open. If OE is tied permanently LOW, LATE WRITE and READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
25. All other inputs at 0.2V or V_{CC} -0.2V.
26. Column-address changed once each cycle.
27. When exiting the SELF REFRESH mode, a complete set of row refreshes should be executed in order to ensure that the DRAM will be fully refreshed. Alternatively, distributed refreshes may be utilized, provided CBR refreshes are employed.
28. LATE WRITE and READ-MODIFY-WRITE cycles must have both tOD and tOE_H met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS remains LOW and OE is taken back LOW after tOE_H is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
29. The DQs open during READ cycles once tOD or tOFF occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.


NOTES (continued)

30. The 3ns minimum is a parameter guaranteed by design.
31. The first $\overline{\text{CASx}}$ edge to transition LOW.
32. The last $\overline{\text{CASx}}$ edge to transition HIGH.
33. Output parameter (DQx) is referenced to corresponding $\overline{\text{CAS}}$ input; DQ1-DQ8 by $\overline{\text{CASL}}$ and DQ9-DQ16 by $\overline{\text{CASH}}$.
34. Last falling $\overline{\text{CASx}}$ edge to first rising $\overline{\text{CASx}}$ edge.
35. Last rising $\overline{\text{CASx}}$ edge to next cycle's last rising $\overline{\text{CASx}}$ edge.
36. Last rising $\overline{\text{CASx}}$ edge to first falling $\overline{\text{CASx}}$ edge.
37. First DQs controlled by the first $\overline{\text{CASx}}$ to go LOW.
38. Last DQs controlled by the last $\overline{\text{CASx}}$ to go HIGH.
39. Each $\overline{\text{CASx}}$ must meet minimum pulse width.
40. Last $\overline{\text{CASx}}$ to go LOW.
41. All DQs controlled, regardless $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

CBR REFRESH CYCLE
(A0-A9, \overline{OE} = DON'T CARE)



SELF REFRESH CYCLE ("SLEEP MODE")
(A0-A9, \overline{OE} = DON'T CARE)



- NOTE:**
1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
 2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

HIDDEN REFRESH CYCLE²⁴
($\overline{WE} = \text{HIGH}$; $\overline{OE} = \text{LOW}$)

