# DRAM

# **MEG x 16 DRAM**

3.3V FAST PAGE MODE, OPTIONAL SELF REFRESH

### FEATURES

- JEDEC- and industry-standard x16 timing, functions, pinouts and packages
- High-performance CMOS silicon-gate process
- Single power supply: +3.3V ±0.3V
- All device pins are TTL-compatible
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR), HIDDEN and SELF
- BYTE WRITE and BYTE READ access cycles
- 1,024-cycle refresh (10 row-, 10 column-addresses)
- · Low power, 3mW standby; 225mW active, typical
- Optional SELF REFRESH mode, with Extended Refresh rate (8X)

#### **OPTIONS MARKING**

Timing	
60ns access	-6
70ns access	-7
80ns access	-8

· Refresh Rate Standard and 16ms period None SELF REFRESH and 128ms period

 Packages Plastic SOJ (400 mil) DJ Plastic TSOP (400 mil)

• Part Number Example: MT4LC1M16C3TG-7 S

## **GENERAL DESCRIPTION**

The MT4LC1M163(S) is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x16 configuration. The MT4LC1M16C3 has both BYTE WRITE and WORD WRITE access cycles via two CAS pins (CASL and CASH). These function in an identical manner to a single CAS of other DRAMs in that either CASL or CASH will generate an internal CAS.

The MT4LC1M16C3 CAS function and timing are determined by the first CAS (CASL or CASH) to transition LOW and the last  $\overline{\text{CAS}}$  to transition back HIGH. Use of only one of the two results in a BYTE access cycle. CASL transitioning LOW selects an access cycle for the lower byte (DQ1-DQ8) and CASH transitioning LOW selects an access cycle for the upper byte (DQ9-DQ16).

# PIN ASSIGNMENT (Top View)


# 42-Pin SOJ (DC-7)

Vcc	<b>4</b> 1	42	Vss
DQ1	□ 2	41	DQ16
DQ2	□ 3	40	DQ15
DQ3	[ 4	39 🏻	DQ14
DQ4	₫ 5	38	DQ13
Vcc	□ 6	37	Vss
DQ5	[ 7	36	DQ12
DQ6	ф 8	35 D	DQ11
DQ7	C 9	34 3	DQ10
DQ8	□ 10	33 🏻	DQ9
NC	L 11	32 þ	NC
NC	12	31 🕽	CASL
WE	₫ 13	30	CASH
RAS	다 14	29	<b>OE</b>
NC	15	28	<b>A</b> 9
NC	d 16	27	<b>A</b> 8
AO	L 17	26	A7
A1	₫ 18	25	A6
A2	[ 19	24	<b>A</b> 5
A3	[ 20	23	A4
Vcc	□ 21	22	Vss

# 44/50-Pin TSOP (DD-6)

Vcc H 1 DQ1 H 2 DQ2 H 3 DQ3 H 4 DQ4 H 5 Vcc H 6 DQ5 H 7 DQ6 H 8 DQ7 H 9 DQ8 H 10 NC H 1		50 49 48 47 46 45 44 43 42 41 40	8888888888	Vss DQ16 DQ15 DQ14 DQ13 Vss DQ12 DQ11 DQ10 DQ9 NC
NC H 18 NC H 18 NC H 19 NC H 22 A1 H 22 Vcc H 28	6 7 8 9 9 0 1 1 2 2 3 3	36 35 34 33 32 31 30 29 28 27 26		NC CASL CASH OE A9 A8 A7 A6 A5 A4 Vss

# **FUNCTIONAL BLOCK DIAGRAM**



# DRAM

## **FUNCTIONAL DESCRIPTION**

Each bit is uniquely addressed through the 20 address bits during READ or WRITE cycles. These are entered ten bits (A0-A9) at a time.  $\overline{RAS}$  is used to latch the first ten bits and  $\overline{CAS}$  the latter ten bits. The  $\overline{CAS}$  function is determined by the first  $\overline{CAS}$   $(\overline{CASL}$  or  $\overline{CASH}$ ) to transition LOW and the last one to transition back HIGH. The  $\overline{CAS}$  function also determines whether the cycle will be a refresh cycle  $(\overline{RAS})$  ONLY) or an active cycle (READ, WRITE or READ WRITE) once  $\overline{RAS}$  goes LOW.

The CASL and CASH inputs internally generate a CAS signal functioning in an identical manner to the single CAS input of other DRAMs. The key difference is each CAS input (CASL and CASH) controls its corresponding DQ tristate logic (in conjunction with OE and WE). CASL controls DQ1 through DQ8 and CASH controls DQ9 through DQ16. The two CAS controls give the MT4C1M16C3 both BYTE READ and BYTE WRITE cycle capabilities.

A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. Taking WE LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High- Z) until the next CAS cycle. If WE goes LOW after CAS goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as CAS and OE remain LOW (regardless of WE or RAS). This late WE pulse results in a READ WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O. Pin direction is controlled by  $\overline{OE}$  and  $\overline{WE}$ 

#### **FAST PAGE MODE**

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by  $\overline{RAS}$  followed by a column-address strobed-in by  $\overline{CAS}$ .  $\overline{CAS}$  may be toggled-in by holding  $\overline{RAS}$  LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning  $\overline{RAS}$  HIGH terminates the FAST PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS ONLY, CBR, or HIDDEN) so that all 1,024 combinations of

RAS addresses (A0-A9) are executed at least every 16ms (128ms on S-version), regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

### BYTE ACCESS CYCLE

The BYTE WRITEs and BYTE READs are determined by the use of CASL and CASH. Enabling CASL will select a lower BYTE access (DQ1-DQ8). Enabling CASH will select an upper BYTE access (DQ9-DQ16). Enabling both CASL and CASH selects a WORD WRITE cycle.

The MT4C1M16C3 may be viewed as two 1 Meg x 8 DRAMs that have common input controls, with the exception of the CAS inputs. Figure 1 illustrates the BYTE WRITE and WORD WRITE cycles. Figure 2 illustrates BYTE READ and WORD READ cycles.

#### SELF REFRESH

SELF REFRESH is similar to CBR except that the DRAM provides its own internal clocking during SLEEP mode. Thus, an external clock is not required. This results in additional power savings and design ease. The DRAM'S SELF REFRESH mode is initiated by executing a CBR REFRESH cycle and holding both RAS and CAS LOW for a specified period. The industry standard for this value is 100µs minimum (¹RASS). The DRAM will remain in the SELF REFRESH mode while RAS and CAS remain LOW. Once CAS has been held LOW for ¹CHD, CAS is no longer required to remain LOW and becomes a "don't care." CAS is a "don't care" until ¹CHS, at which time CAS must be either HIGH or LOW.

The SELF REFRESH mode is terminated by taking  $\overline{RAS}$  HIGH for the time minimum of an operation cycle,  ${}^tRPS$ . Once the SELF REFRESH mode has been terminated, it is recommended that the user perform a refresh of all rows within the time of the external refresh rate prior to active use of the DRAM. The external refresh rate is typically 125 $\mu$ s per row-address. Once this burst has been completed, the DRAM may be used in the functional mode with distributed refreshes, such as CBR or  $\overline{RAS}$  ONLY.

The alternative approach when exiting SELF REFRESH mode is to utilize distributed refreshes once <sup>t</sup>RPS has been met, provided CBR REFRESH cycles are employed. The first CBR pulse should occur within the time of the external refresh rate prior to active use of the DRAM and must be executed within three external refresh rate periods. This will ensure maximum data integrity.




Figure 1
WORD AND BYTE WRITE EXAMPLE




Figure 2
WORD AND BYTE READ EXAMPLE

#### TRUTH TABLE

-							ADDR	ESSES		
FUNCTION		RAS	CASL	CASH	WE	ŌE	t <sub>R</sub>	1C	DQs	NOTES
Standby		H	H→X	H→X	Х	Х	Х	Х	High-Z	
READ: WORD		L	L	L	Н	L	ROW	COL	Data-Out	
READ: LOWER	RBYTE	L	L.	H	Н	L	ROW	COL	Lower Byte, Data-Out Upper Byte, High-Z	
READ: UPPER	BYTE	L	Н	L	Н	L	ROW	COL	Lower Byte, High-Z Upper Byte, Data-Out	
WRITE: WORD (EARLY WRITI		L	L	L	L	Х	ROW	COL	Data-In	
WRITE: LOWE BYTE (EARLY)	• •	L	L	Н	L	Х	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z	
WRITE: UPPE BYTE (EARLY)	-	L	I	L	L	Х	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In	
READ WRITE		L	١	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
PAGE-MODE	1st Cycle	L	H→L	H→L	Н	L	ROW	COL	Data-Out	2
READ	2nd Cycle	L	H→L	H→L	Н	L	n/a	COL	Data-Out	2
PAGE-MODE	1st Cycle	L	H→L	H→L	L	×	ROW	COL	Data-In	1
WRITE	2nd Cycle	L	H→L	H→L	L	Х	n/a	COL	Data-In	1
PAGE-MODE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
READ-WRITE	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2
HIDDEN	READ	L→H→L	L	L	Н	L	ROW	COL	Data-Out	2
REFRESH	WRITE	L→H→L	L	L	L	Х	ROW	COL	Data-In	1, 3
RAS ONLY RE	FRESH	لــ	I	Н.	Х	Χ	ROW	n/a	High-Z	
CBR REFRESI	1	H→L	L	L	Н	Χ	Х	Х	High-Z	4
SELF REFRES	Н	H→L	L	L	Н	Х	Х	Х	High-Z	

#### NOTE:

- 1. These WRITE cycles may also be BYTE WRITE cycles (either CASL or CASH active).
- 2. These READ cycles may also be BYTE READ cycles (either CASL or CASH active).
- 3. EARLY WRITE only.
- 4. Only one CAS must be active (CASL or CASH).

# MT4LC1M16C3(S) 1 MEG x 16 DRAM

# ABSOLUTE MAXIMUM RATINGS\*

Voltage on Vcc Supply Relative to Vss	1V to +4.6V
Operating Temperature, TA (ambient)	
Storage Temperature (plastic)	
Power Dissipation	1W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# DC OPERATING SPECIFICATIONS

(Notes: 1, 6, 7, 42) ( $Vcc = +3.3V \pm 0.3V$ )

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	VIH	2.0	Vcc+1	V	
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	V	
INPUT LEAKAGE CURRENT  Any input 0V ≤ VIN ≤ VCC  (All other pins not under test = 0V)	lı	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vouт ≤ 3.6V)	loz	-10	10	μA	
OUTPUT LEVELS Output High Voltage (lout = -2.0mA)	Vон	2.4		٧	
Output Low Voltage (Io∪⊤ = 2.0mA)	Vol		0.4	V	

# **ELECTRICAL CHARACTERISTICS AND DC OPERATING SPECIFICATIONS**

(Notes: 1, 6, 7, 42) (Vcc =  $+3.3V \pm 0.3V$ )

(Notes: 1, 6, 7, 42) (Vcc = +3.3V ±0.3V)			MAX			
PARAMETER/CONDITION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	lcc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)	lcc2	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS Address Cycling: ¹RC = ¹RC [MIN])	Іссз	150	140	130	mA	3, 4, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: \(^1\text{PC} = ^1\text{PC} \) [MIN]; \(^1\text{CP}, \(^1\text{ASC} = 10\text{ns})\)	Icc4	80	70	60	mA	3, 4, 26
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS=VIH: <sup>†</sup> RC = <sup>†</sup> RC [MIN])	Icc5	150	140	130	mA	3
REFRESH CURRENT: CBR Average power supply current (RAS, CAS Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC [MIN])	Icce	150	140	130	mA	3, 5
REFRESH CURRENT: Extended (S-only)  Average power supply current during BBU REFRESH:  CAS = 0.2V or CBR cycling; RAS = IRAS (MIN);  WE, A0-A9 and DIN = Vcc - 0.2V (DIN may be left open);  IRC = 125µs (1,024 rows at 125µs = 128ms)	lcc7	150	150	150	μА	3, 5
REFRESH CURRENT: SELF (S-only) Average power supply current during SELF REFRESH: CBR cycle with $\overline{RAS} \geq {}^{t}RASS$ (MIN) and $\overline{CAS}$ held LOW; $\overline{WE} = Vcc - 0.2V$ ; A0-A9 and DIN = $Vcc - 0.2V$ or 0.2V (DIN may be left open)	lcc8	150	150	150	μА	5, 27



# **CAPACITANCE**

(Note: 2)

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Addresses	C <sub>11</sub>	5	pF	2
Input Capacitance: RAS, CASL, CASH, WE, OE	C <sub>12</sub>	7	pF	2
Input/Output Capacitance: DQ	Сю	7	pF	2

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $Vcc = +3.3V \pm 0.3V$ )

AC CHARACTERISTICS			-6	-7			-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	†RC	110		130		150		ns	
READ WRITE cycle time	†RWC	150		180		200		ns	
FAST-PAGE-MODE	<sup>t</sup> PC	35		40		45		ns	35
READ or WRITE cycle time									
FAST-PAGE-MODE	<sup>t</sup> PRWC	85		95		100		ns	35
READ-WRITE cycle time									
Access time from RAS	†RAC		60		70		80	ns	14
Access time from CAS	<sup>†</sup> CAC		15		20		20	ns	15, 33
Output Enable	¹OE		15		15		15	ns	33
Access time from column-address	¹AA		30		35		40	ns	
Access time from CAS precharge	<sup>t</sup> CPA		35		40		45	ns	33
RAS pulse width	<sup>t</sup> RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	tRASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	tRSH	15		20		20		ns	40
RAS precharge time	tRP	40		50		60		ns	
CAS pulse width	†CAS	15	100,000	20	100,000	20	100,000	ns	39
CAS hold time	<sup>t</sup> CSH	60		70		80		ns	32
CAS precharge time	<sup>t</sup> CPN	10		10		10		ns	16, 36
CAS precharge time (FAST PAGE MODE)	¹CP	10		10		10		ns	36
RAS to CAS delay time	<sup>t</sup> RCD	20	45	20	50	20	60	ns	17, 31
CAS to RAS precharge time	tCRP	5		5		5		ns	32
Row-address setup time	†ASR	0		0		0		ns	
Row-address hold time	<sup>t</sup> RAH	10		10		10		ns	
RAS to column-address delay time	<sup>t</sup> RAD	15	30	15	35	15	40	ns	18
Column-address setup time	†ASC	0		0		0		ns	31
Column-address hold time	<sup>t</sup> CAH	10		15		15		ns	31
Column-address hold time	<sup>t</sup> AR	50		55		60		ns	
(referenced to RAS)									į
Column-address to RAS lead time	<sup>t</sup> RAL	30		35		40		ns	
Read command setup time	¹RCS	0		0		0		ns	26, 31
Read command hold time	<sup>t</sup> RCH	0		0		0		ns	19, 26, 32
(referenced to CAS)									
Read command hold time	<sup>t</sup> RRH	0		0		0		ns	19
(referenced to RAS)							<u> </u>		
CAS to output in Low-Z	<sup>t</sup> CLZ	3		3		3		ns	33, 30



# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

AC CHARACTERISTICS			6		-7		8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	<sup>t</sup> OFF	3	15	3	20	3	20	ns	20, 30, 33
WE command setup time	twcs	0		0		0		ns	21, 26, 31
Write command hold time	'WCH	10		15		15		ns	26, 40
Write command hold time (referenced to RAS)	<sup>t</sup> WCR	45		55		60		ns	26
Write command pulse width	†WP	10		15		15		ns	26
Write command to RAS lead time	<sup>t</sup> RWL	15		20		20		ns	26
Write command to CAS lead time	tCWL	15		20		20		ns	26, 32
Data-in setup time	<sup>t</sup> D\$	0		0		0		ns	22, 33
Data-in hold time	†DH	10		15		15		ns	22, 33
Data-in hold time (referenced to RAS)	tDHR	45		55		60		ns	
RAS to WE delay time	†RWD	85		95		105		ns	21
Column-address to WE delay time	†AWD	55		60		65		ns	21
CAS to WE delay time	tCWD	40		45		45		ns	21, 31
Transition time (rise or fall)	T <sup>†</sup> T	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	†REF		16	i	16		16	ms	28
Refresh period - S option (1,024 cycles)	<sup>t</sup> REF		128		128		128	ms	28
RAS to CAS precharge time	tRPC	0		0		0		ns	
CAS setup time (CBR REFRESH)	¹CSR	5		5		5		ns	5, 31
CAS hold time (CBR REFRESH)	†CHR	15		15		15		ns	5, 32
WE hold time (CBR REFRESH)	tWRH .	10		10		10		ns	26
WE setup time (CBR REFRESH)	<sup>t</sup> WRP	10		10		10		ns	26
OE setup prior to RAS during HIDDEN REFRESH cycle	<sup>t</sup> ORD	0		0		0		ns	
Output disable	<sup>t</sup> OD	3	15	3	15	3	15	ns	29, 30, 41
OE hold time from WE during READ-MODIFY-WRITE cycle	tOEH	15		15		15		ns	28
Last CAS going LOW to first CAS to return HIGH	<sup>t</sup> CLCH	10		10		10		ns	34
RAS pulse width during SELF REFRESH cycle	<sup>t</sup> RASS	100		100		100		μs	27
RAS precharge time during SELF REFRESH cycle	<sup>t</sup> RPS	110		130		150		ns	27
CAS LOW to "don't care" during SELF REFRESH cycle	<sup>†</sup> CHD	15		15		15		ns	

# STREETHOLD DIX

#### NOTES

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. VCC = +3.3V; f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates.
   Specified values are obtained with minimum cycle time and the output open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the <sup>†</sup>REF refresh requirement is exceeded.
- 8. AC characteristics assume <sup>t</sup>T = 5ns.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH)
- In addition to meeting the transition rate specification, all input signals must transit between Vih and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If  $\overline{CAS} = V_{IH}$ , data output is High-Z.
- 12. If  $\overline{\text{CAS}} = V_{\text{IL}}$ , data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to one TTL gate, 50pF and Vol = 0.8V and VoH = 2.0V.
- 14. Assumes that <sup>t</sup>RCD < <sup>t</sup>RCD (MAX). If <sup>t</sup>RCD is greater than the maximum recommended value shown in this table, <sup>t</sup>RAC will increase by the amount that <sup>t</sup>RCD exceeds the value shown.
- 15. Assumes that  ${}^{t}RCD \ge {}^{t}RCD$  (MAX).
- 16. If <del>CAS</del> is LOW at the falling edge of <del>RAS</del>, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, <del>CAS</del> must be pulsed HIGH for <sup>t</sup>CPN.
- 17. Operation within the <sup>t</sup>RCD (MAX) limit ensures that <sup>t</sup>RAC (MAX) can be met. <sup>t</sup>RCD (MAX) is specified as a reference point only; if <sup>t</sup>RCD is greater than the specified <sup>t</sup>RCD (MAX) limit, access time is controlled exclusively by <sup>t</sup>CAC.
- 18. Operation within the 'RAD limit ensures that 'RCD (MAX) can be met. 'RAD (MAX) is specified as a reference point only; if 'RAD is greater than the specified 'RAD (MAX) limit, access time is controlled exclusively by 'AA.
- 19. Either <sup>t</sup>RCH or <sup>t</sup>RRH must be satisfied for a READ cycle.

- 20. <sup>t</sup>OFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.
- 21. ¹WCS, ¹RWD, ¹AWD and ¹CWD are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If ¹WCS ≥ ¹WCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ¹RWD ≥ ¹RWD (MIN), ¹AWD ≥ ¹AWD (MIN) and ¹CWD ≥ ¹CWD (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until CAS or OE goes back to ViH) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, Q goes open. If OE is tied permanently LOW, LATE WRITE and READ-MODIFY-WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case,  $\overline{WE}$  = LOW and  $\overline{OE}$  = HIGH.
- 25. All other inputs at 0.2V or Vcc -0.2V.
- 26. Column-address changed once each cycle.
- 27. When exiting the SELF REFRESH mode, a complete set of row refreshes should be executed in order to ensure that the DRAM will be fully refreshed.

  Alternatively, distributed refreshes may be utilized, provided CBR refreshes are employed.
- 28. LATE WRITE and READ-MODIFY-WRITE cycles must have both <sup>t</sup>OD and <sup>t</sup>OEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS remains LOW and OE is taken back LOW after <sup>t</sup>OEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
- 29. The DQs open during READ cycles once <sup>t</sup>OD or <sup>t</sup>OFF occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.


# MICHON

MT4LC1M16C3(S) 1 MEG x 16 DRAM


## **NOTES** (continued)

- 30. The 3ns minimum is a parameter guaranteed by design.
- 31. The first  $\overline{CASx}$  edge to transition LOW.
- 32. The last  $\overline{CAS}x$  edge to transition HIGH.
- 33. Output parameter (DQx) is referenced to corresponding CAS input; DQ1-DQ8 by CASL and DQ9-DQ16 by CASH.
- 34. Last falling CASx edge to first rising CASx edge.
- Last rising CASx edge to next cycle's last rising CASx edge.
- 36. Last rising CASx edge to first falling CASx edge.
- 37. First DQs controlled by the first  $\overline{CASx}$  to go LOW.
- 38. Last DQs controlled by the last  $\overline{\text{CAS}}$ x to go HIGH.
- 39. Each  $\overline{\text{CAS}}\text{x}$  must meet minimum pulse width.
- 40. Last CASx to go LOW.
- 41. All DQs controlled, regardless  $\overline{CASL}$  and  $\overline{CASH}$ .


## **READ CYCLE**




#### **EARLY WRITE CYCLE**




# READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE CYCLES)




# **FAST-PAGE-MODE READ CYCLE**




## FAST-PAGE-MODE EARLY-WRITE CYCLE




# **FAST-PAGE-MODE READ-WRITE CYCLE** (LATE WRITE and READ-MODIFY-WRITE CYCLES)



# RAS ONLY REFRESH CYCLE (ADDR = A0-A9, OE; WE = DON'T CARE)




# FAST-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




NOTE: 1. Do not drive data prior to High-Z; that is completion of <sup>t</sup>OFF. <sup>t</sup>CPP is equal to <sup>t</sup>OFF + <sup>t</sup>DS(MIN) + guardband between data-out and driving new data-in.

# CBR REFRESH CYCLE (A0-A9, OE = DON'T CARE)



# **SELF REFRESH CYCLE ("SLEEP MODE")**

 $(A0-A9, \overline{OE} = DON'T CARE)$ 




NOTE:

- 1. Once tRASS (MIN) is met and RAS remains LOW, the DRAM will enter SELF REFRESH mode.
- 2. Once <sup>t</sup>RPS is satisfied, a compete burst of all rows should be executed.

# **HIDDEN REFRESH CYCLE 24**

 $(\overline{WE} = HIGH; \overline{OE} = LOW)$ 



DON'T CARE

₩ undefined