

P54/74FCT377/A/C (P54/74PCT377/A/C) OCTAL D FLIP-FLOP WITH CLOCK ENABLE

FEATURES


- Function, Pinout, and Drive Compatible with the FCT and F Logic
- FCT-C speed at 5.2ns max. (Com'I)
FCT-A speed at 7.2ns max. (Com'I)
- CMOS V_{OH} Levels for Low Power Consumption
— Typically 1/3 of FAST Bipolar Logic
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Inputs and Outputs Interface Directly with TTL, NMOS, and CMOS Devices
- Outputs Meet Levels Required for CMOS Static RAM Low Power Standby Mode
- 64 mA Sink Current (Com'I), 48 mA (MII)
15 mA Source Current (Com'I), 12 mA (MII)
- Clock Enable for Address and Data Synchronization Application
- Eight Edge-Triggered D Flip-Flops
- 3-State Output
- Manufactured in 0.8 micron PACE Technology™

DESCRIPTION

The 'FCT377 has eight edge-triggered, D-type flip-flops with individual D inputs and O outputs. The common buffered clock (CP) input loads all flip-flops simultaneously when the Clock Enable (\overline{CE}) is LOW. The register is fully edge-triggered. The state of each D input one set-

up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output. The \overline{CE} input must be stable only one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.


FUNCTIONAL BLOCK DIAGRAM




1825 01

9

LOGIC SYMBOL



PIN CONFIGURATIONS



1825 03



ABSOLUTE MAXIMUM RATINGS^{1,2}

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-65 to +150	°C
T _A	Ambient Temperature Under Bias	-65 to +135	°C
V _{CC}	V _{CC} Potential to Ground	-0.5 to +7.0	V
I _{IN}	Input Current	-30 to +5.0	mA

Notes:

1825 TH 01

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
I _{OUTPUT}	Current Applied to Output	120	mA
V _{IN}	Input Voltage	-0.5 to V _{CC} + 0.5	V
V _{OUT}	Voltage Applied to Output	-0.5 to V _{CC} + 0.5	V

1825 TH 02

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1825 TH 03

Supply Voltage (V _{CC})	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1825 TH 04

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter	Min	Typ ¹	Max	Units	V _{CC}	Conditions	
V _{IH}	Input HIGH Voltage	2.0			V			
V _{IL}	Input LOW Voltage			0.8	V			
V _H	Hysteresis		0.35		V		All inputs	
V _{CD}	Input Clamp Diode Voltage		-0.7	-1.2	V	MIN	I _{IN} = -18mA	
V _{OH}	Output HIGH Voltage	V _{CC} = 3V, V _{IN} = 0.2V, or V _{CC} - 0.2V		V _{CC} - 0.2	V _{CC}	V	I _{OH} = -32μA	
		Military/Commercial (CMOS)	V _{CC} - 0.2	V _{CC}	V	MIN	I _{OH} = -300μA	
		Military (TTL)	2.4	4.3	V	MIN	I _{OH} = -12mA	
	Commercial (TTL)	2.4	4.3	V	MIN	I _{OH} = -15mA		
V _{OL}	Output LOW Voltage	V _{CC} = 3V, V _{IN} = 0.2V, or V _{CC} - 0.2V			GND	0.2	V	I _{OL} = 300μA
		Military/Commercial (CMOS)		GND	0.2	V	MIN	I _{OL} = 300μA
		Military (TTL)		0.3	0.5	V	MIN	I _{OL} = 32mA
		Commercial (TTL)		0.3	0.5	V	MIN	I _{OL} = 48mA
	Commercial (TTL)		0.3	0.5	V	MIN	I _{OL} = 64mA	
I _{IH}	Input HIGH Current			5	μA	MAX	V _{IN} = V _{CC}	
I _{IL}	Input LOW Current			-5	μA	MAX	V _{IN} = GND	
I _{IH}	Input HIGH Current ³			5	μA	MAX	V _{IN} = 2.7V	
I _{IL}	Input LOW Current ³			-5	μA	MAX	V _{IN} = 0.5V	
I _{OZH}	Off State I _{OUT} HIGH-Level Output Current			10	μA	MAX	V _{OUT} = V _{CC}	
I _{OZL}	Off State I _{OUT} LOW-Level Output Current			-10	μA	MAX	V _{OUT} = GND	
I _{OZH}	Off State I _{OUT} HIGH-Level Output Current ³			10	μA	MAX	V _{OUT} = 2.7V	
I _{OZL}	Off State I _{OUT} LOW-Level Output Current ³			-10	μA	MAX	V _{OUT} = 0.5V	
I _{OS}	Output Short Circuit Current ²	-60	-120	-225	mA	MAX	V _{OUT} = 0.0V	
C _{IN}	Input Capacitance ³		5	10	pF	MAX	All inputs	
C _{OUT}	Output Capacitance ³		9	12	pF	MAX	All outputs	

Notes:

1825 TH 05

1. Typical limits are at V_{CC} = 5.0V, T_A = +25°C ambient.

2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

3. This parameter is guaranteed but not tested.

DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ ¹	Max	Units	Conditions
I_{CC}	Quiescent Power Supply Current (CMOS inputs)	0.003	0.5	mA	$V_{CC} = \text{MAX}, f_1 = 0,$ Outputs Open, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
ΔI_{CC}	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = \text{MAX}, V_{IN} = 3.4V^2,$ $f_1 = 0,$ Outputs Open
I_{CCD}	Dynamic Power Supply Current ³	0.15	0.25	mA/ mHz	$V_{CC} = \text{MAX},$ One Bit Toggling, 50% Duty Cycle, Outputs Open, $\overline{CE} = \text{GND},$ $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
I_C	Total Power Supply Current ⁵	1.7	4.0	mA	$V_{CC} = \text{MAX}, f_0 = 10\text{MHz},$ 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5\text{MHz},$ $\overline{CE} = \text{GND},$ $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		2.2	6.0	mA	$V_{CC} = \text{MAX}, f_0 = 10\text{MHz},$ 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5\text{MHz},$ $\overline{CE} = \text{GND},$ $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$
		4.0	7.8 ⁴	mA	$V_{CC} = \text{MAX}, f_0 = 10\text{MHz},$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz},$ $\overline{CE} = \text{GND},$ $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		6.2	16.8 ⁴	mA	$V_{CC} = \text{MAX}, f_0 = 10\text{MHz},$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz},$ $\overline{CE} = \text{GND},$ $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$

1825 Ttl 06

Notes:

- Typical values are at $V_{CC} = 5.0V, +25^\circ\text{C}$ ambient.
- Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_i)$
 I_{CC} = Quiescent Current with CMOS input levels

- ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)
 - D_H = Duty Cycle for TTL Inputs High
 - N_T = Number of TTL Inputs at D_H
 - I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - f_0 = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - f_1 = Input Frequency
 - N_i = Number of Inputs at f_1
- All currents are in milliamps and all frequencies are in megahertz.



TRUTH TABLE

Operating Mode	Inputs			Outputs
	CP	\overline{CE}	D	O
Load "1"		1	h	H
Load "0"		1	l	L
Hold (Do Nothing)		h	X	No Change
	X	H	X	No Change

- H = HIGH Voltage Level
- h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
- L = LOW Voltage Level
- l = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
- X = Immaterial
- = LOW-to-HIGH Clock Transition

1825 Ttl 07



AC CHARACTERISTICS

Symbol	Parameter	'FCT377				'FCT377A				'FCT377C				Units	Fig. No.
		MIL		COM'L		MIL		COM'L		MIL		COM'L			
		Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.		
t _{PLH} t _{PHL}	Propagation Delay Clock to Output	2.0	15.0	2.0	13.0	2.0	8.3	2.0	7.2	2.0	5.5	2.0	5.2	ns	1, 5

Note: AC Characteristics guaranteed with C_L = 50pF as shown in Figure 1.

1825 Tbl 06

AC OPERATING REQUIREMENTS


Symbol	Parameter	'FCT377				'FCT377A				'FCT377C				Units	Fig. No.
		MIL		COM'L		MIL		COM'L		MIL		COM'L			
		Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.		
t _s (H)	Setup Time, HIGH or Low Data to CP	3.0	—	2.5	—	2.0	—	2.0	—	2.0	—	2.0	—	ns	4
t _h (H) t _h (L)	Hold Time, HIGH or LOW Data to CP	2.5	—	2.0	—	1.5	—	1.5	—	1.5	—	1.5	—	ns	4
t _w (H) t _w (L)	Setup Time, HIGH or LOW CE to CP	3.5	—	3.5	—	3.5	—	3.5	—	3.5	—	3.5	—	ns	5
t _w (H) t _w (L)	Hold Time, HIGH or LOW CE to CP	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns	6
t _w (L)	Clock Pulse Width LOW	7.0	—	7.0	—	7.0	—	6.0	—	7.0	—	6.0	—	ns	6

Note:

1. Minimum limits are guaranteed but not tested on Propagation Delays.

1825 Tbl 06

ORDERING INFORMATION



1825 04