# TRAILING EDGE PRODUCT - MINIMUM ORDER APPLIES PRODUCT MAY BE MADE OBSOLETE WITHOUT NOTICE



512K x 8 SRAM

#### MSM8512 - 020/025/35

Issue 1.1 :April 2001


#### **Description**


The MSM8512 is a 4Mbit monolithic SRAM organised Features as 512K x 8 with access times from 20ns to 35ns available. The device is available in a 32 pin ceramic surface mount packages.

All versions can be screened in accordance with MIL-STD-883C.

#### 524.288 x 8 CMOS Static RAM

- Fast Access Times of 020/025/35 ns
- High Density Packages.
- Operating Power 1125 mW (max)
- Standby Power 415 mW (max)
- Completely Static Operation
- Directly TTL compatible
- May be processed in accordance with MIL-STD-883C





Package Det	cage Details								
Pin Count	Descripion	Package Type							
32	LCC Package	W							

Pin Function	ons
A0~A18	Address Inputs
D0~7	Data Input/Output
CS	Chip Select
OE	Output Enable
WE	Write Enable
$v_cc$	Power (+5V)
GNĎ	Ground
	,

#### **DCOPERATING CONDITIONS**

Absolute Maximum Ratings (1)						
Voltage on any pin relative to V <sub>SS</sub> (2)	$V_{T}$	-0.5	to	+7.0	V	
Power Dissipation	$P_{\scriptscriptstyleT}$		1		W	
Storage Temperature	$T_{STG}$	-55	to	+150	oC.	

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions										
Parameter										
Supply Voltage	V <sub>cc</sub>	4.5	5.0	5.5	V					
Input High Voltage	V <sub>IH</sub>	2.2	-	6.0	V					
Input Low Voltage	V <sub>IL</sub>	-0.3	-	8.0	V					
Operating Temperature	T <sub>A</sub>	0	-	70	°C					
	T <sub>AI</sub>	-40	-	85	°C	(I suffix)				
	T <sub>AM</sub>	-55	-	125	°C	(M, MB suffix)				

DC Electrical Characteristics ( $V_{CC} = 5.0V \pm 10\%$ , $T_A = -55$ °C to $+125$ °C)									
Parameter	Symb	ol TestCondition	min	typ	max	Unit			
Input Leakage Current	I <sub>LI</sub>	$V_{IN}$ =0V to $V_{CC}$	-2	-	2	μA			
Output Leakage Current	$I_{LO}$	$\overline{\text{CS}} = V_{\text{IH}}, V_{\text{I/O}} = 0 \text{V to } V_{\text{CC}}, \overline{\text{OE}} = V_{\text{IH}} \text{ or } \overline{\text{WE}} = V_{\text{IL}}$	-2	-	2	μΑ			
Operating Supply Current	I <sub>CC1</sub>	$\overline{\text{CS}} = V_{\text{IL}}, V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$							
		I <sub>I/O</sub> =0mA, min cycle, duty=100%	-	-	204	mΑ			
Standby Supply Current	<b>I</b> <sub>SB</sub>	Min Cycle, $\overline{CS} = V_{IH}$	-	-	75	mA			
Output Voltage	$V_{OL}$	I <sub>oL</sub> =8.0mA	-	-	0.4	V			
	$V_{OH}$	I <sub>OH</sub> =-4.0mA	2.4	-	-	V			

Capacitance ( CC C	V=1070,1 <sub>A</sub> 20 0)					
Parameter	Symbol	Test Condition	typ	max	Unit	
Input Capacitance:	$C_{_{\rm IN}}$	$V_{IN} = 0V$	-	8	pF	
I/O Capacitance:	$C_{_{I/O}}$	$V_{I/O} = 0V$	-	8	рF	


Note: This parameter is sampled and not 100% tested.

#### AC Test Conditions

\* Input pulse levels: 0V to 3.0V

Capacitance (V = 5V + 10% T = 25°C)

- \* Input rise and fall times : 3ns
- \* Input and Output timing reference levels: 1.5V
- \* Output load: See Load Diagram
- \* V<sub>cc</sub>=5V±10%



**Output Load** 


MSM8512 - 020/025/35 ISSUE 1.1 April 2001

# **ACOPERATING CONDITIONS**

Read Cycle									
		2	20	2	25	3	35		
Parameter	Symbol	min	max	min	max	min	max	Units	
Read Cycle Time	t <sub>RC</sub>	20	-	25	-	35	-	ns	
Address Access Time	$t_{AA}$	-	20	-	25	-	35	ns	
Chip Select Access Time	t <sub>ACS</sub>	-	20	-	25	-	35	ns	
Output Enable to Output Valid	$t_{OE}$	-	10	-	15	-	15	ns	
Output Hold from Address Change	$t_OH$	5	-	5	-	5	-	ns	
Chip Selection to Output in Low Z	$t_{\scriptscriptstyleCLZ}$	5	-	5	-	5	-	ns	
Output Enable to Output in Low Z	$t_{OLZ}$	0	-	0	-	0	-	ns	
Chip Deselection to Output in High 2		-	10	0	10	0	10	ns	
Output Disable to Output in High Z(3		0	10	0	10	0	10	ns	

Write Cycle								
		2	0	2	5	3	5	
Parameter	Symbol	min	max	min	max	min	max	Unit
Vrite Cycle Time	t <sub>wc</sub>	20	-	25	-	35	-	ns
Chip Selection to End of Write	t <sub>cw</sub>	15	-	15	-	15	-	ns
Address Valid to End of Write	t <sub>AW</sub>	15	-	15	-	15	-	ns
Address Setup Time	t <sub>AS</sub>	0	-	0	-	0	-	ns
Vrite Pulse Width	t <sub>wp</sub>	15	-	15	-	15	-	ns
Vrite Recovery Time	t <sub>wr</sub>	0	-	0	-	0	-	ns
Vrite to Output in High Z	t <sub>whz</sub>	0	10	0	10	0	10	ns
Data to Write Time Overlap	t <sub>DW</sub>	10	-	10	-	10	-	ns
Data Hold from Write Time	t <sub>DH</sub>	0	-	0	-	0	-	ns
Output Active from End of Write	tow	5	-	5	-	5	-	ns


# Read Cycle Timing Waveform (1,2)



#### Notes:


- (1) During the Read Cycle, WE is high.
- (2) Address valid prior to or coincident with  $\overline{\text{CS}}$  transition Low.
- (3)  $t_{CHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

# Write Cycle No.1 Timing Waveform



MSM8512 - 020/025/35 ISSUE 1.1 April 2001

# Write Cycle No.2 Timing Waveform (5)




#### **AC Characteristics Notes**

- (1) A write occurs during the overlap  $(t_{WP})$  of a low  $\overline{CS}$  and a low  $\overline{\overline{WE}}$ .
- (2)  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the  $\overline{\text{CS}}$  low transition occurs simultaneously with the  $\overline{\text{WE}}$  low transition or after the  $\overline{\text{WE}}$  low transition, outputs remain in a high impedance state.
- (5)  $\overline{OE}$  is continuously low. ( $\overline{OE}=V_{\parallel}$ )
- (6)  $D_{\text{OUT}}$  is in the same phase as written data of this write cycle.
- (7)  $D_{OUT}$  is the read data of next address.
- (8) If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (9)  $t_{WHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

# **Package Details**

# 32 pad Leadless Chip Carrier (LCC) - 'W' Package



All dimensions in mm (inches).


MSM8512 - 020/025/35 ISSUE 1.1 April 2001

# Military Screening Procedure

Screening Flow for high reliability product in accordance with MIL-STD-883 method 5004 is shown below.

MB COMPONENT SCREENING FLOW								
SCREEN	TEST METHOD	LEVEL						
Visual and Mechanical								
Internal visual Temperature cycle Constant acceleration Pre-Burn-in electrical Burn-in	2010 Condition B or manufacturers equivalent 1010 Condition C (10 Cycles,-65°C to +150°C) 2001 Condition E (Y, only) (30,000g)  Per applicable device specifications at T <sub>A</sub> =+25°C Method 1015,Condition D,T <sub>A</sub> =+125°C,160hrs min	100% 100% 100% 100% 100%						
Final Electrical Tests	Per applicable Device Specification							
Static (dc)	<ul> <li>a) @ T<sub>A</sub>=+25°C and power supply extremes</li> <li>b) @ temperature and power supply extremes</li> </ul>	100% 100%						
Functional	<ul> <li>a) @ T<sub>A</sub>=+25°C and power supply extremes</li> <li>b) @ temperature and power supply extremes</li> </ul>	100% 100%						
Switching (ac)	<ul> <li>a) @ T<sub>A</sub>=+25°C and power supply extremes</li> <li>b) @ temperature and power supply extremes</li> </ul>	100% 100%						
Percent Defective allowable (PDA)	Calculated at post-burn-in at T <sub>A</sub> =+25°C	5%						
Hermeticity	1014							
Fine Gross	Condition A Condition C	100% 100%						
External Visual	2009 Per vendor or customer specification	100%						

#### **Ordering Information**



# THESE PARTS ARE NOT RECOMMENDED FOR NEW DESIGNS AND MAY BE MADE OBSOLETE **WITHOUT NOTICE....**

#### Note:

Although this data is believed to be accurate, the information contained herein, is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director.