

## Military Logic Products

## Dual J-K Negative Edge-Triggered Flip-Flop Without Reset

## Product Specification

**DESCRIPTION**

The 54F113 is a dual J-K negative edge-triggered flip-flop featuring individual J, K, Set and Clock inputs. The asynchronous Set ( $S_D$ ) input, when Low, forces the outputs to the steady state levels as shown in the Function Table regardless of the levels at the other inputs.

A High level on the Clock ( $CP$ ) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the  $CP$  is High and the flip-flop will perform according to Function Table as long as minimum setup and hold times are observed. Output state changes are initiated by the High-to-Low transition of  $CP$ .



**ORDERING INFORMATION**


DESCRIPTION	ORDER CODE
Ceramic DIP	54F113/BCA
Ceramic Flat Pack	54F113/BDA
Ceramic LLCC	54F113/B2A

**INPUT AND OUTPUT LOADING AND FAN-OUT TABLE**

PINS	DESCRIPTION	54F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub>	Data inputs	1.0/1.0	20μA/0.6mA
CP <sub>1</sub> , CP <sub>2</sub>	Clock pulse inputs (active falling edge)	1.0/4.0	20μA/2.4mA
S <sub>D1</sub> , S <sub>D2</sub>	Direct set inputs (active Low)	1.0/5	20μA/3.0mA
Q <sub>1</sub> , Q <sub>2</sub> , Q̄ <sub>1</sub> , Q̄ <sub>2</sub>	Outputs	50/33	1.0mA/20mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20μA in the High state and 0.6mA in the Low state.

**PIN CONFIGURATION****LOGIC SYMBOL**

**Flip-Flop****54F113****LOGIC DIAGRAM****FUNCTION TABLE**

OPERATING MODE	INPUTS				OUTPUTS	
	S <sub>D</sub>	C <sub>P</sub>	J	K	Q	Q̄
Asynchronous Set	L	X	X	X	H	L
Toggle	H	↓	h	h	q̄	q
Load "0" (Reset)	H	↓	l	h	L	H
Load "1" (Set)	H	↓	h	l	H	L
Hold "no change"	H	↓	l	l	q	q̄

H = High voltage level steady state.

h = High voltage level one setup time prior to the High-to-Low Clock transition.

L = Low voltage level steady state.

l = Low voltage level one setup time prior to the High-to-Low Clock transition.

q = Lower case letters indicate the state of the referenced output one setup time prior to the High-to-Low Clock transition.

X = Don't Care.

↓ = High-to-Low Clock transition.

Asynchronous input:

Low input to S<sub>D</sub> set Q to High level.

Set is independent of clock.

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device.  
Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage range	-0.5 to +7.0	V
V <sub>I</sub>	Input voltage range	-0.5 to +7.0	V
I <sub>I</sub>	Input current range	-30 to +5.0	mA
V <sub>O</sub>	Voltage applied to output in High output state range	-0.5 to +V <sub>CC</sub>	V
I <sub>O</sub>	Current applied to output in Low output state	40	mA
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C

**Flip-Flop****54F113****RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
$V_{CC}$	Supply voltage	4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			+0.8	V
$I_{IK}$	Input clamp current			-18	mA
$I_{OH}$	High-level output current			-1.0	mA
$I_{OL}$	Low-level output current			20	mA
$T_A$	Operating free-air temperature range	-55		+125	°C

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT
			Min	Typ <sup>2</sup>	Max	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}$ , $V_{IL} = \text{Max}$ , $I_{OH} = \text{Max}$ , $V_{IH} = \text{Min}$	2.5			V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ , $V_{IL} = \text{Max}$ , $I_{OL} = \text{Max}$ , $V_{IH} = \text{Min}$		0.35	0.50	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}$ , $I_I = I_{IK}$		-0.73	-1.2	V
$I_{IH2}$	Input current at maximum input voltage	$J_n, K_n$ $\overline{SD}_n$ $\overline{CP}_n$ $V_{CC} = \text{Max}$ , $V_I = 7.0V$			100	μA
					100	μA
					100	μA
$I_{IH1}$	High-level input current	$J_n, K_n$ $\overline{SD}_n$ $\overline{CP}_n$ $V_{CC} = \text{Max}$ , $V_I = 2.7V$			20	μA
					20	μA
					20	μA
$I_{IL}$	Low-level input current	$J_n, K_n$ $\overline{SD}_n$ $\overline{CP}_n$ $V_{CC} = \text{Max}$ , $V_I = 0.5V$			-0.6	mA
					-3.0	mA
					-2.4	mA
$I_{OS}$	Short-circuit output current <sup>3</sup>	$V_{CC} = \text{Max}$	-60		-150	mA
$I_{CC}$	Supply current <sup>4</sup> (total)	$V_{CC} = \text{Max}$		15	21	mA

**AC SETUP REQUIREMENTS**

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$			$T_A = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$			
			$C_L = 50\text{pF}$ , $R_L = 500\Omega$			$C_L = 50\text{pF}$ , $R_L = 500\Omega$			
			Min	Typ	Max	Min	Max		
$t_s(H)$ $t_s(L)$	Setup time, High or Low $J_n$ or $K_n$ to $\overline{CP}_n$	Waveform 1	4.0 3.5			6.0 5.0		ns ns	
$t_h(H)$ $t_h(L)$	Hold time, High or Low $J_n$ or $K_n$ to $\overline{CP}_n$	Waveform 1	0 0			0 0		ns ns	
$t_w(H)$ $t_w(L)$	$\overline{CP}_n$ pulse width	Waveform 1	4.5 4.5			5.0 5.0		ns ns	
$t_w(L)$	$SD_n$ pulse width	Waveform 2	4.5			5.0		ns	
$t_{rec}$	Recovery time $SD_n$ to $\overline{CP}_n$	Waveform 2	4.5			6.0		ns	

## Flip-Flop

54F113


## AC ELECTRICAL CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")


SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			TA = +25°C VCC = +5.0V CL = 50pF, RL = 500Ω		TA = -55°C to +125°C VCC = +5.0V ± 10% CL = 50pF, RL = 500Ω				
			Min	Typ	Max	Min	Max		
fMAX	Maximum Clock frequency	Waveform 1	85	100	80 <sup>5</sup>			MHz	
tPLH tPHL	Propagation delay CP to Qn, Qn	Waveform 1	2.0 2.0	4.0 4.0	6.0 6.0	2.0 2.0	8.0 8.0	ns ns	
tPLH tPHL	Propagation delay SDn to Qn, Qn	Waveform 2	2.0 2.0	4.5 4.5	6.5 6.5	2.0 2.0	8.5 8.5	ns ns	

## NOTES:


- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- With the Clock input grounded and all outputs open, I<sub>CC</sub> is measured with the Q and Q̄ outputs High in turn.
- These parameters are guaranteed, but not tested.

## AC WAVEFORMS



**Flip-Flop****54F113****TEST CIRCUIT AND WAVEFORM**

Test Circuit for Totem-Pole Outputs

**DEFINITIONS:** $R_L$  = Load Resistor; see AC Characteristics for value. $C_L$  = Load capacitance includes jig and probe capacitance; see AC Characteristics for value. $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators. $V_X$  = Unclocked pins must be held at:  $\leq 0.8V$ ;  $\geq 2.7V$  or open per Function Table.**INPUT PULSE CHARACTERISTICS**

Family	Rep. Rate	Pulse Width	$t_{TLH}$	$t_{THL}$
54F	1MHz	500ns	$\leq 2.5\text{ns}$	$\leq 2.5\text{ns}$