

54F113 Flip-Flop

Dual J-K Negative Edge-Triggered Flip-Flop Without Reset

Military Logic Products

Product Specification

DESCRIPTION

The 54F113 is a dual J-K negative edge-triggered flip-flop featuring individual J, K, Set and Clock inputs. The asynchronous Set (\overline{S}_D) input, when Low, forces the outputs to the steady state levels as shown in the Function Table regardless of the levels at the other inputs.

A High level on the Clock (\overline{CP}) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the \overline{CP} is High and the flip-flop will perform according to Function Table as long as minimum setup and hold times are observed. Output state changes are initiated by the High-to-Low transition of \overline{CP} .

ORDERING INFORMATION


DESCRIPTION	ORDER CODE
Ceramic DIP	54F113/BCA
Ceramic Flat Pack	54F113/BDA
Ceramic LLCC	54F113/B2A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
J_1, J_2, K_1, K_2	Data inputs	1.0/1.0	20 μ A/0.6mA
$\overline{CP}_1, \overline{CP}_2$	Clock pulse inputs (active falling edge)	1.0/4.0	20 μ A/2.4mA
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct set inputs (active Low)	1.0/5	20 μ A/3.0mA
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33	1.0mA/20mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 μ A in the High state and 0.6mA in the Low state.

PIN CONFIGURATION




LOGIC SYMBOL



Flip-Flop

54F113

LOGIC DIAGRAM



FUNCTION TABLE

OPERATING MODE	INPUTS				OUTPUTS	
	\bar{S}_D	$\bar{C}P$	J	K	Q	\bar{Q}
Asynchronous Set	L	X	X	X	H	L
Toggle	H	↓	h	h	\bar{q}	q
Load "0" (Reset)	H	↓	l	h	L	H
Load "1" (Set)	H	↓	h	l	H	L
Hold "no change"	H	↓	l	l	q	\bar{q}

H = High voltage level steady state.

h = High voltage level one setup time prior to the High-to-Low Clock transition.

L = Low voltage level steady state.

l = Low voltage level one setup time prior to the High-to-Low Clock transition.

q = Lower case letters indicate the state of the referenced output one setup time prior to the High-to-Low Clock transition.

X = Don't Care.

↓ = High-to-Low Clock transition.

Asynchronous input:

Low input to \bar{S}_D set Q to High level

Set is independent of clock.

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage range	-0.5 to +7.0	V
V_I	Input voltage range	-0.5 to +7.0	V
I_I	Input current range	-30 to +5.0	mA
V_O	Voltage applied to output in High output state range	-0.5 to + V_{CC}	V
I_O	Current applied to output in Low output state	40	mA
T_{STG}	Storage temperature range	-65 to +150	°C

Flip-Flop

54F113

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			+0.8	V
I _{IK}	Input clamp current			-1.8	mA
I _{OH}	High-level output current			-1.0	mA
I _{OL}	Low-level output current			20	mA
T _A	Operating free-air temperature range	-55		+125	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
			Min	Typ ²	Max	
V _{OH}	High-level output voltage	V _{CC} = Min, V _{IL} = Max, I _{OH} = Max, V _{IH} = Min	2.5			V
V _{OL}	Low-level output voltage	V _{CC} = Min, V _{IL} = Max, I _{OL} = Max, V _{IH} = Min		0.35	0.50	V
V _{IK}	Input clamp voltage	V _{CC} = Min, I _I = I _{IK}		-0.73	-1.2	V
I _{IH2}	Input current at maximum input voltage	V _{CC} = Max, V _I = 7.0V	J _n , K _n		100	μA
			SD _n		100	μA
			CP _n		100	μA
I _{IH1}	High-level input current	V _{CC} = Max, V _I = 2.7V	J _n , K _n		20	μA
			SD _n		20	μA
			CP _n		20	μA
I _{IL}	Low-level input current	V _{CC} = Max, V _I = 0.5V	J _n , K _n		-0.6	mA
			SD _n		-3.0	mA
			CP _n		-2.4	mA
I _{OS}	Short-circuit output current ³	V _{CC} = Max	-60		-150	mA
I _{CC}	Supply current ⁴ (total)	V _{CC} = Max		15	21	mA

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS						UNIT
			T _A = +25°C V _{CC} = +5.0V C _L = 50pF, R _L = 500Ω			T _A = -55°C to +125°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω			
			Min	Typ	Max	Min	Max		
t _s (H) t _s (L)	Setup time, High or Low J _n or K _n to CP _n	Waveform 1	4.0 3.5			6.0 5.0		ns ns	
t _h (H) t _h (L)	Hold time, High or Low J _n or K _n to CP _n	Waveform 1	0 0			0 0		ns ns	
t _w (H) t _w (L)	CP _n pulse width	Waveform 1	4.5 4.5			5.0 5.0		ns ns	
t _w (L)	SD _n pulse width	Waveform 2	4.5			5.0		ns	
t _{rec}	Recovery time SD _n to CP _n	Waveform 2	4.5			6.0		ns	

Flip-Flop

54F113


AC ELECTRICAL CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			T _A = +25°C V _{CC} = +5.0V C _L = 50pF, R _L = 500Ω			T _A = -55°C to +125°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω		
			Min	Typ	Max	Min	Max	
f _{MAX}	Maximum Clock frequency	Waveform 1	85	100		80 ⁵		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Q _n , Q _n	Waveform 1	2.0 2.0	4.0 4.0	6.0 6.0	2.0 2.0	8.0 8.0	ns ns
t _{PLH} t _{PHL}	Propagation delay S _{Dn} to Q _n , Q _n	Waveform 2	2.0 2.0	4.5 4.5	6.5 6.5	2.0 2.0	8.5 8.5	ns ns

NOTES:

1. For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table for operating mode.
2. All typical values are at V_{CC} = 5V, T_A = 25°C.
3. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
4. With the Clock input grounded and all outputs open, I_{CC} is measured with the Q and Q̄ outputs High in turn.
5. These parameters are guaranteed, but not tested.


AC WAVEFORMS




Flip-Flop

54F113

TEST CIRCUIT AND WAVEFORM



Test Circuit for Totem-Pole Outputs



DEFINITIONS:

- R_L = Load Resistor; see AC Characteristics for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.
- V_X = Unclocked pins must be held at: $\leq 0.8V$; $\geq 2.7V$ or open per Function Table.

INPUT PULSE CHARACTERISTICS				
Family	Rep. Rate	Pulse Width	t_{TLH}	t_{THL}
54F	1MHz	500ns	$\leq 2.5ns$	$\leq 2.5ns$