P/Wein



CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

IDT7133S/L IDT7143S/L

FEATURES:

· High-speed access

Military: 55/70/90ns (max.)

Commercial: 45/55/70/90ns (max.)

Low-power operation

— IDT7133/43S

Active: 375mW (typ.) Standby: 5mW (typ.)

— IDT7133/43L

Active: 375mW (typ.) Standby: 1mW (typ.)

 Versatile control for write: separate write control for lower and upper byte of each port

 MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143

On-chip port arbitration logic (IDT7133 only)

• BUSY output flag on IDT7133; BUSY input on IDT7143

· Fully asynchronous operation from either port

· Battery backup operation-2V data retention

TTL-compatible; single 5V (±10%) power supply

 Available in 68-pin ceramic or plastic PGA, LCC, PLCC, and Flatpack

Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7133/7143 are high-speed 2K x 16 dual-port static

RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7143 "SLAVE" dual-port in 32-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 375mW of power at maximum access times as fast as 45ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 1mW for a 2V battery.

The IDT7133/7143 devices have identical pinouts. Each is packed on a 68-pin ceramic or plastic PGA, 68-pin LCC, 68-pin flatpack, and 68-pin PLCC.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.





NOTES:

 IDT7133 (MASTER): BUSY is open drain output and requires pull-up resistor. IDT7143 (SLAVE): BUSY is input.


- 2. LB = LOWER BYTE
- 3. UB = UPPER BYTE

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1990

PIN CONFIGURATIONS



LCC/PLCC/FLATPACK TOP VIEW

PIN CONFIGURATIONS (Continued)

	51 A 6L	50 A 5L	48 A3L	46 A1L	BUSYL	CER	40 Aor	38 A 2R	36 A4R	
53	52	49	47	45	43	41	39	37	35	34
ABL	A 7L	A4L	A2L	AoL	CEL	BUSYR	AıR	Азя	A5R	A ₆ R
55	54		<u></u>		L			L	32	33
A10L	A9L								A8R	A7R
57	56								30	31
R⁄W≀LB	OEL								A10R	A9R
59	58								28	29
Vcc ⁽¹⁾	R⁄W⊾uB								R/WALB	OEA
61	60				G68-1				26	27
I/O1L	I/OoL			PG	& 68-1 (PP)	GA)			GND ⁽²⁾	R/WR
63	62								24	25
I/O3L	I/O2L								I/O 14R	I/O 158
65	64								22	23
I/O5L	I/O4L								I/O 12R	I/O 131
67	66	-							20	21
1/07L	I/O6L								I/O 10R	1/0111
68	1	3	5	7	9	11	13	15	18	19
I/O8L	I/O9L	I/O11L	I/O 13L	I/O 15L	GND ⁽²⁾	I/O1R	I/O3R	I/O5R	I/O 8R	I/O9R
	2	4	6	8	10	12	14	16	17	
/•	I/O _{10L}	I/O 12L	I/O _{14L}	Vcc(1)	I/OoR	I/O2R	I/O4R	1/O6R	I/O7R	
/		C	D	E	F	G	н	J	, к	L

PGA TOP VIEW (Ceramic or Plastic)

- NOTES:

 1. Both Vcc pins must be connected to the supply to assure reliable operation.

 2. Both GND pins must be connected to the supply to assure reliable operation.

 3. UB = Upper Byte, LB = Lower Byte.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	ပို
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Tstg	Storage Temperature	-55 to +125	-65 to +150	ô
Рт	Power Dissipation	2.0	2.0	w
юит	DC Output Current	50	50	mA

NOTE:

2699 tol 01

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = OV	11	pF
Cout	Input/Output Capacitance	Vvo = 0V	11	pF

NOTE:

2699 thi 02

 This parameter is determined by device characterization but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Amblent Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5.0V ± 10%
Commercial	0°C to +70°C	٥٧	5.0V ± 10%

2699 tol 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	>
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTE:

2699 tol 04

1. VIL (min) = -3.0V for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, Vcc = 5.0V ± 10%)

				IDT7133S IDT7143S		IDT7133L IDT7143L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit	
(Iu)	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc	_	10		5	μА	
lto	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10	_	5	μА	
Vol	Output Low Voltage (I/Oo-I/O15)	IOL = 4mA	_	0.4	_	0.4	V	
Vol	Open Drain Output Low Voltage (BUSY)	lot = 16mA		0.5	_	0.5	٧	
Vон	Output High Voltage	Юн = -4mA	2.4		2.4	-	٧	

2699 tol 05

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(3) (Vcc = 5.0V ± 10%)

		Test			IDT71	33x45 ⁽¹⁾ 43x45 ⁽¹⁾	IDT7	133x55 143x55	IDT7	133x70 143x70	IDT71	33x90 43x90	
Symbol	Parameter	Condition	Versio	n	Typ. ⁽²⁾	Max.	Тур. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current	CE = VIL Outputs Open	MIL.	S L	1 1	1 1	75 75	280 260	75 75	260 240	75 75	260 240	mA
	(Both Ports Active)	f = fMAX ⁽⁴⁾	COM'L	S L		260 240	75 75	240 220	75 75	240 220	75 75	235 215	
ISB1	Standby Current (Both Ports — TTL	CEL and CER≥ VIH f = fMAX ⁽⁴⁾	MIL.	S L	_	_	25 25	80 70	25 25	75 65	25 25	75 65	mA
	Level Inputs)		COM'L.	S L		75 65	25 25	70 60	25 25	70 60	25 25	65 55	
ISB2	Standby Current (One Port — TTL	CEL or CER≥ VIH f = fMax ⁽⁴⁾	MIL.	s L		1 1	50 50	180 160	50 50	170 150	50 50	170 150	mA
	Level Inputs)	Active Port Outputs Open	COM'L	S L		160 140	50 50	150 130	50 50	150 130	50 50	145 125	
ISB3	Full Standby Current (Both Ports —	Both Ports CEL & CER ≥ Vcc - 0.2V	MIL.	S L	_	_	30 10	30 10	1 0.2	30 10	1 0.2	30 10	mA
	CMOS Level Inputs)	VIN ≥ VCC - 0.2V or VIN ≤ 0.2V, $f = 0^{(5)}$	COM'L	S L	_	15 4	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	
ISB4	Full Standby Current (OnePort — All CMOS Level Inputs	One Port ČEL or ČER ≥ Vcc - 0.2V ViN ≥ Vcc - 0.2V or	MIL.	S L	_	_	45	170 150	45 40	160 140	45 40	155 135	mA
	$f = 0^{(5)}$)	VIN ≤ 0.2V Active Port Outputs	COM'L	S	_	150	45	140	45	140	45	135	1
,		Open, f = fMAX ⁽⁴⁾		L		130	40	120	40	120	40	115	1

NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. VCC = 5V, TA = +25°C.
- 3. "x" in part number indicates power rating (S or L).
- 4. At f = fMAX, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES⁽¹⁾


(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

				IDT713	3/IDT7143	
Symbol Parameter		Test Condit	lon	Min.	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0	1	V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.		4000	μА
		Vin ≥ VHC or ≤ VLC	COM'L.	_	1500	1
tcor ⁽³⁾	Chip Deselect to Data Retention Time			0		ns
tR ⁽³⁾	Operation Recovery Time			tRC ⁽²⁾		ns
ILI ⁽³⁾	Input Leakage Current			_	2	μА

NOTES:

- 1. Vcc = 2V, TA = +25°C
- 2. tRc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

LOW Vcc DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 & 3

2699 tbi 08




Figure 1. Output Load




Figure 2. Output Load (for tLz, tHz, twz, tow)

*Including scope and jig




Figure 3. BUSY Output Load (IDT7133 only)

7

2699 tol 09


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

			IDT7133S/L45 ⁽²⁾ IDT7143S/L45 ⁽²⁾		IDT7133S/L55 IDT7143S/L55		3S/L70 3S/L70	IDT7133S/L90 IDT7143S/L90		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE									
tRC	Read Cycle Time	45		55		70	L —	90	-	ns
taa	Address Access Time		45	1	55		70		90	ns
tace	Chip Enable Access Time		45	†	55	_	70	_	90	ns
t AOE	Output Enable Access Time	_	30	1	35		40	_	40	ns
toн	Output Hold from Address Change	0	1	0		0	_	10	-	ns
tLZ	Output Low Z Time ^(1, 3)	0		5	_	5		5		ns
tHZ	Output High Z Time ^(1, 3)	_	20		20	_	25	_	25	ns
tPU	Chip Enable to Power Up Time ⁽³⁾	0	_	0	_	0		0	_	ns
1PD	Chip Disable to Power Down Time ⁽³⁾		50	_	50		50	_	50	ns


NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 0°C to +70°C temperature range only.
- 3. This parameter is guaranteed but not tested

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3)



NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled, CE = VIL.
- 3. Addresses valid prior to or coincident with CE transition low.
- 4. OE = VIL

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

		IDT7133S/L45 ⁽²⁾ IDT7143S/L45 ⁽²⁾		IDT7133S/L55 IDT7143S/L55		IDT7133S/L70 IDT7143S/L70		IDT7133S/L90 IDT7143S/L90		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE									
twc	Write Cycle Time ⁽⁴⁾	45	_	55	_	70		90	_	ns
tEW	Chip Enable to End of Write	30	_	40	_	50	1.	85	-	ns
taw	Address Valid to End of Write	30	_	40	-	50	_	85	_	ns
tas	Address Set-up Time	0	_	0	_	0		0		ns
twp	Write Pulse Width ⁽⁶⁾	30		40	-	50	1	55	-	ns
twr	Write Recovery Time	5	_	0		0		0_		ns
tow	Data Valid to End of Write	15		20	_	25	-	30	-	ns
tHZ	Output High Z Time ^(1,3)	-	20	_	20		25	_	25	ns
tDH	Data Hold Time ⁽⁵⁾	5	_	5	-	5		5_		ns
twz	Write Enable to Output in High Z ^(1, 3)	T -	20	_	20		25	1	25	ns
tow	Output Active from End of Write ^(1, 3, 5)	5		5	_	5		5	_	ns

NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 0°C to +70°C temperature range only

This parameter is guaranteed but not tested.

- For MASTER/SLAVE combination, tWC = tBAA + tWR + tWP.
- 5. The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.

 6. Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

			IS/L45 ⁽¹⁾ IS/L45 ⁽¹⁾		3S/L55 3S/L55		3S/L70 3S/L70		3S/L90 3S/L90	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	IING (FOR MASTER IDT7133)				-					
tBAA	BUSY Access Time to Address	_	45	-	50	_	55	I —	55	ns
tBDA	BUSY Disable Time to Address		40	_	40	_	45	_	45	ns
tBAC	BUSY Access Time to Chip Enable		30	-	35		35		45	ns
tBDC	BUSY Disable Time to Chip Enable		25		30	_	30		45	ns
twod	Write Pulse to Data Delay ⁽²⁾		80	_	80	_	90		100	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾	_	55	_	55		70		90	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	Note 4	_	Note 4	_	Note 4		Note 4	ns
TAPS	Arbitration Priority Set Up Time ⁽⁴⁾	5		5	Ī —	5	_	10	_	ns
BUSY INF	PUT TIMING (For SLAVE IDT7143)									
twB	Write to BUSY ⁽⁵⁾	0	-		_	0	_	0		ns
twn	Write Hold After BUSY ⁽⁶⁾	30	_	30	_	30		30		ns
twoo	Write Pulse to Data Delay ⁽⁷⁾		80		80		90		100	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁷⁾	_	55	_	55	-	70		90	ns

NOTES:

0°C to +70°C temperature range only.

- Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH BUSY (For Master IDT7133)"
- 3. tBDD is calculated parameter and is greater of 0, twoo twp (actual) or toop tow (actual).
- To ensure that the earlier of the two ports wins
- To ensure that the write cycle is inhibited during contention.
- To ensure that a write cycle is completed after contention.
- Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY (For Slave IDT7143)*


2699 tol 10

2699 tol 11


8

7.10

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1, 2, 3, 7)




WRITE CYCLE NO. 2 (CE CONTROLLED TIMING)(1, 2, 3, 5)



NOTES:

- 1. R/W or CE must be high during all address transitions.
 2. A write occurs during the overlap (tew or twp) of a low CE and a low R/W.
 3. twn is measured from the earlier of CE or R/W going high to the end of write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied.
 If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
 If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp
- 8. R/W for either upper or lower byte.


TIMING WAVEFORM OF READ WITH BUSY (1, 2, 3) (For MASTER IDT7133)



NOTES:

- To ensure that the earlier of the two ports wins.
- Write cycle parameters should be adhered to in order to ensure proper writing
- Device is continuously enabled for both ports.
- 4. OE at LO for the reading port


TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY^(1, 2, 3) (For SLAVE IDT7143)




NOTES:

- Assume BUSY input at HI for the writing port, and OE at LO for the reading port. Write cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.


TIMING WAVEFORM OF WRITE WITH BUSY INPUT (For SLAVE IDT7143)




TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text{CE}}$ ARBITRATION




CER VALID FIRST:



TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION⁽¹⁾ LEFT ADDRESS VALID FIRST:



RIGHT ADDRESS VALID FIRST:



NOTE: 1. CEL = CER = VIL

FUNCTIONAL DESCRIPTION:

The IDT7133/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The devices have an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is pemitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before \overline{CE} , on-chip control logic arbitrates between \overline{CE} and \overline{CE} for

access; or (2) if the \overline{CE} s are low before an address match, onchip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's \overline{BUSY} flag is set and will reset when the port granted access completes its operation.

DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to 32 bits or more in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will await indefinately for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

TABLE I - NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

LEFT OR RIGHT PORT ⁽¹⁾						
R/WLB	R/₩uB	CE	ŌĒ	I/O0-7	I/O8-15	Function
Х	Х	Н	Х	Z	Z	Port Disabled and in Power Down Mode, ISB2, ISB4
Х	X	Н	Х	Z	Z	CER = CEL = H, Power Down Mode, ISB1 or ISB3
L	L	L	Х	DATAIN	DATAIN	Data on Lower Byte and Upper Byte Written into Memory ⁽²⁾
L	Н	L	L	DATAIN	DATAOUT	Data on Lower Byte Written into Memory ⁽²⁾ , Data in Memory Output on Upper Byte ⁽³⁾
Н	L	L	L	DATAOUT	DATAIN	Data in Memory Output on Lower Byte ⁽³⁾ , Data on Upper Byte Written into Memory ⁽²⁾
L	Н	L	Н	DATAIN	Z	Data on Lower Byte Written into Memory ⁽²⁾
Н	L	L	Н	Z	DATAIN	Data on Upper Byte Written into Memory ⁽²⁾
Н	Н	L	L	DATAOUT	DATAOUT	Data in Memory Output on Lower Byte and Upper Byte
Н	н	Г	Н	Z	Z	High Impedance Outputs

NOTES:

- 1. AOL A1OL ≠ AOR A1OR
- 2. If BUSY = LOW, data is not written.
- 3. If BUSY = LOW, data may not be valid, see twoo and tooo timing.
- 4. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance, LB = Lower Byte, UB = Upper Byte

2699 tol 12

2699 tol 12

TABLE II - ARBITRATION

LEFT PORT		RIGHT	T PORT	FLAGS ⁽¹⁾			
CEL	Aol - Aiol	ČĒR	Aor - Aior	BUSYL	BUSYA	Function	
Н	X	Н	X	н	н	No Contention	
L	Any	Н	х	н	н	No Contention	
н	х	L	Any	Н	н	No Contention	
L	≠ A0R - A10R	L	≠ A0L - A10L	Н	Н	No Contention	
ADDRESS A	ARBITRATION WI	TH CE LOW	BEFORE ADDR	ESS MATCH			
L	LV5R	L	LV5R	н	L	L-Port Wins	
L	RV5L	L	RV5L	L	Н	R-Port Wins	
L	Same	L	Same	Н	L	Arbitration Resolved	
L	Same	L	Same	L	н	Arbitration Resolved	
CE ARBITRA	ATION WITH ADD	RESS MATCH	BEFORE CE				
LL5R	= AoR - A10R	LL5R	= AoL - AtoL	н	L	L-Port Wins	
RL5L	= AoR - A10R	RL5L	- Aot - A1ot	L	н	R-Port Wins	
LW5R	= A0R - A10R	LW5R	= A0L - A10L	Н	L	Arbitration Resolved	
LW5R	= A0R - A10R	LW5R	= AoL - A10L	L	н	Arbitration Resolved	


NOTES:

1. H = HIGH, L = LOW, X = Don't Care LV5R = Left Address Valid ≥ 5ns before right address RV5L = Right Address Valid ≥ 5ns before left address

Same = Left and Right Address match within 5ns of each other

LL5R = Left CE = LOW ≥ 5ns before Right CE RL5L = Right CE = LOW ≥ 5ns before Left CE LW5R = Left and Right CE = LOW within 5ns of each other


32-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTES:

1. No arbitration in IDT7143 (SLAVE). BUSY-IN inhibits write in IDT7143 (SLAVE).

ORDERING INFORMATION



2699 drw 19