

ICS854S013I

Low Skew, Dual, 1-to-3 Differential-to-LVDS Fanout Buffer

GENERAL DESCRIPTION




The ICS854S013I is a low skew, high perfor-mance Dual 1-to-3 Differential-to-LVDS Fanout Buffer and a member of the HiPerClockS™family of High Performance Clock Solutions from ICS. The

PCLKx, nPCLKx pairs can accept most standard differential input levels. The ICS854S013I is characterized to operate from a 3.3V power supply. Guaranteed output and bank skew characteristics make the ICS854S013I ideal for those clock distribution applications demanding well defined performance and repeatability.


FEATURES

- · Two differential LVDS output banks
- · Two differential clock input pairs
- PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL
- Maximum output frequency: >3GHz
- Translates any single ended input signal to LVDS levels with resistor bias on nCLKx input
- Output skew: <25ps (typical) design target
- Bank skew: <50ps (typical) design target
- Propagation delay: TBD
- Additive phase jitter, RMS: 0.15ps (typical)
- Full 3.3V power supply
- -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS complaint packages

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS854S013I 20-Lead TSSOP

6.5mm x 4.4mm x 0.92mm body package **G Package**

Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



ICS854S013I

Low Skew, Dual, 1-to-3 Differential-to-LVDS Fanout Buffer

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 2	nQA0, QA0	Output		Differential output pair. LVPECL interface levels.
3, 8, 16	$V_{_{\mathrm{DD}}}$	Power		Power supply pins.
4	PCLKA	Input	Pulldown	Non-inverting differential clock input.
5	nPCLKA	Input	Pullup	Inverting differential clock input. V _{DD} /2 default when left floating.
6	PCLKB	Input	Pulldown	Non-inverting differential clock input.
7	nPCLKB	Input	Pullup	Inverting differential clock input. V _{DD} /2 default when left floating.
9, 10	nQB0, QB0	Output		Differential output pair. LVPECL interface levels.
11	GND	Power		Power supply ground
12, 13	nQB1, QB1	Output		Differential output pair. LVPECL interface levels.
14, 15	nQB2, QB2	Output		Differential output pair. LVPECL interface levels.
17, 18	nQA2, QA2	Output		Differential output pair. LVPECL interface levels.
19, 20	nQA1, QA1	Output		Differential output pair. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

TABLE 3. CLOCK INPUT FUNCTION TABLE

In	puts	Ou	tputs			
PCLKA, PCLKB	nPCLKA, nPCLKB	QA0:QA2, QB0:QB2	nQA0:nQA2, nQB0:nQB2	Input to Output Mode	Polarity	
0	1	LOW	HIGH	Differential to Differential	Non Inverting	
1	0	HIGH	LOW	Differential to Differential	Non Inverting	
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting	
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting	
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting	
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting	

NOTE 1: Please refer to the Application Information, "Wiring the Differential Input to Accept Single Ended Levels".



ICS854S013I

Low Skew, Dual, 1-to-3 Differential-to-LVDS Fanout Buffer

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_I -0.5V to V_{DD} + 0.5 V

Outputs, I_O (LVDS)

Continuous Current 10mA Surge Current 15mA

Package Thermal Impedance, θ_{JA} 73.2°C/W (0 lfpm)

Storage Temperature, T_{STG} -65°C to 150°C

(Junction-to-Ambient)

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^{\circ}\text{C}$ to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Power Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current			135		mA

Table 4B. LVPECL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input	PCLKA, PCLKB	$V_{DD} = V_{IN} = 3.465$			150	μΑ
I'IH	High Current	nPCLKA, nPCLKB	$V_{DD} = V_{IN} = 3.465$			5	μΑ
	Input	PCLKA, PCLKB	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
' IL	Low Current	nPCLKA, nPCLKB	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{PP}	Peak-to-Peak Input Voltage			0.15		1.3	V
V _{CMR}	Common Mode Input Voltage; NOTE 1, 2			GND + 0.5		V _{DD} - 0.85	٧

NOTE 1: Common mode voltage is defined as $V_{\rm int}$

NOTE 2: For single ended applications, the maximum input voltage for PCLKx, nPCLKx is V_{DD} + 0.3V.

Table 4C. LVDS DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{od}	Differential Output Voltage			360		mV
$\Delta V_{\sf OD}$	V _{op} Magnitude Change			50		mV
V _{os}	Offset Voltage			1.35		V
ΔV_{os}	V _{os} Magnitude Change			50		mV

NOTE: Please refer to Parameter Measurement Information for output information.

Integrated Circuit Systems, Inc.

ICS854S013I

Low Skew, Dual, 1-to-3 Differential-to-LVDS Fanout Buffer

Table 5. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				>3	GHz
$t_{\scriptscriptstyle{ extsf{PD}}}$	Propagation Delay; NOTE 1			TBD		ns
tsk(o)	Output Skew; NOTE 2, 4			<25 target		ps
tsk(b)	Bank Skew; NOTE 3, 4			<50 target		ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	100MHz, Integration Range: 12kHz - 20MHz		0.15		ps
t_R/t_F	Output Rise/Fall Time	20% to 80%		200		ps
odc	Output Duty Cycle			50		%

All parameters measured at 500MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured from at the output differential cross points.

NOTE 3: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




ICS854S013I

Low Skew, Dual, 1-to-3 Differential-to-LVDS Fanout Buffer

Additive Phase JITTER

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a

ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated


above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.

ICS854S013I

Low Skew, Dual, 1-to-3 Differential-to-LVDS Fanout Buffer


PARAMETER MEASUREMENT INFORMATION






3.3V Core/3.3V Output Load AC Test Circuit


DIFFERENTIAL INPUT LEVEL






OUTPUT SKEW

BANK SKEW






OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD


PROPAGATION DELAY



ICS854S013I


Low Skew, Dual, 1-to-3 Differential-to-LVDS Fanout Buffer





OUTPUT RISE/FALLTIME

OFFSET VOLTAGE SETUP



DIFFERENTIAL OUTPUT VOLTAGE SETUP



ICS854S013I


Low Skew, Dual, 1-to-3 Differential-to-LVDS Fanout Buffer

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{CC}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The

ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\rm CC}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS: OUTPUTS:

PCLK/nPCLK INPUT:

For applications not requiring the use of a differential input, both the PCLK and nPCLK pins can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from PCLK to ground.

LVDS OUTPUT

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, there should be no trace attached.



ICS854S013I

Low Skew, Dual, 1-to-3 Differential-to-LVDS Fanout Buffer

LVPECL CLOCK INPUT INTERFACE

The PCLKx /nPCLKx accepts LVPECL, CML, SSTL and other differential signals. Both $\rm V_{SWING}$ and $\rm V_{OH}$ must meet the $\rm V_{PP}$ and $\rm V_{CMR}$ input requirements. Figures 2A to 2E show interface examples for the HiPerClockS PCLKx/nPCLKx input driven by the most common driver types. The input inter-

faces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 2A. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A CML DRIVER




FIGURE 2B. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY AN SSTL DRIVER




FIGURE 2C. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER




FIGURE 2D. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVDS DRIVER




FIGURE 2E. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER WITH AC COUPLE



ICS854S013I

Low Skew, Dual, 1-to-3 Differential-to-LVDS Fanout Buffer

3.3V LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 3. In a 100Ω differential transmission line environment, LVDS drivers require a matched load termination of 100Ω across near the

receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 3. TYPICAL LVDS DRIVER TERMINATION



ICS854S013I

Low Skew, Dual, 1-to-3 Differential-to-LVDS Fanout Buffer

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS854S013I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS854S013I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

Power_MAX = V_DD_MAX * IDD MAX = 3.465V * 135mA = 467.77mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.468\text{W} * 66.6^{\circ}\text{C/W} = 116.2^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 20 Lead TSSOP, Forced Convection

θ_{1Δ} by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



ICS854S013I

Low Skew, Dual, 1-to-3 Differential-to-LVDS Fanout Buffer

RELIABILITY INFORMATION

Table 7. θ_{JA} vs. Air Flow Table for 20 Lead TSSOP

θ_{14} by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards114.5°C/W98.0°C/W88.0°C/WMulti-Layer PCB, JEDEC Standard Test Boards73.2°C/W66.6°C/W63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS854S013I is: 363

ICS854S013I

Low Skew, Dual, 1-to-3 Differential-to-LVDS Fanout Buffer

PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWBOL	Minimum	Maximum
N	2	0
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	6.40	6.60
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MS-153



ICS854S013I

Low Skew, Dual, 1-to-3 Differential-to-LVDS Fanout Buffer

Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS854S013I	ICS854S013AI	20 lead TSSOP	tube	-40°C to 85°C
ICS854S013IT	ICS854S013AI	20 lead TSSOP	2500 tape & reel	-40°C to 85°C
ICS854S013ILF	ICS54S013AIL	20 lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ICS854S013ILFT	ICS54S013AIL	20 lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockS is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.