SN74ALS2240 OCTAL BUFFER AND LINE DRIVER/MOS DRIVER WITH 3-STATE OUTPUTS

SDAS268A - DECEMBER 1994 - REVISED NOVEMBER 1997


- Bidirectional Quadruple-Bus Transceivers for Driving MOS Devices
- I/O Ports Have 25-Ω Series Resistors, So No External Resistors Are Required
- Package Options Include Plastic Small-Outline (DW) Package and Standard Plastic (N) 300-mil DIPs

description

This octal buffer and line driver/MOS driver is designed to drive the capacitive inputs of MOS devices and to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. This device features high fan-out and improved fan-in.

The SN74ALS2240 is characterized for operation from 0°C to 70°C.


DW OR N PACKAGE (TOP VIEW)



FUNCTION TABLE (each buffer)

INPUTS		ОИТРИТ		
ŌĒ	Α	Y		
L	Н	L		
L	L	Н		
н	Х	Z		

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SDAS268A - DECEMBER 1994 - REVISED NOVEMBER 1997

logic diagram (positive logic)†



† All output resistors are 25 Ω .

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I : All inputs	7 V
I/O ports	5.5 V
Operating free-air temperature range, T _A	
Storage temperature range, T_{stg}	–65°C to 70°C
Package thermal impedance, $\hat{\theta}_{JA}$ (see Note 1): DW package	97°C/W
N package	67°C/W

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51, except for through hole packages, which use a trace length of zero.



recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	٧
V_{IH}	High-level input voltage	2			٧
V_{IL}	Low-level input voltage			8.0	~
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND	ITIONS	MIN TYPT	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	I _I = -18 mA		-1.2	V
VOH	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2		٧
Voi	V _{CC} = 4.5 V	I _{OL} = 1 mA	0.15	0.5	V
V _{OL}		$I_{OL} = 12 \text{ mA}$	0.35	0.8	
IOZH	$V_{CC} = 5.5 V,$	$V_0 = 2.7 \text{ V}$		20	μΑ
IOZL	$V_{CC} = 5.5 V$,	$V_0 = 0.4 \text{ V}$		-20	μΑ
lį	$V_{CC} = 5.5 V,$	$V_I = 7 V$		0.1	mA
l _{IH}	$V_{CC} = 5.5 V$,	V _I = 2.7 V		20	μΑ
I _{IL}	$V_{CC} = 5.5 V,$	$V_{ } = 0.4 V$		-0.1	mA
10‡	$V_{CC} = 5.5 V$,	V _O = 2.25 V	-30	-112	mA
ІОН	$V_{CC} = 4.5 V$,			-15	mA
loL	$V_{CC} = 4.5 V,$			15	mA
	V _{CC} = 5.5 V	Outputs high	6	11	
Icc		Outputs low	13	23	mA
		Outputs disabled	12	20	

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = \text{MIN to MAX} \$$		UNIT
			MIN	MAX	
t _{PLH}	А	V	2	10	ns
^t PHL	A	1	2	10	115
[†] PZH	ŌĒ	Y	5	17	ns
tPZL	ŌĒ	Y	7	20	ns
t _{PHZ}	ŌĒ	Υ	2	10	ns
t _{PLZ}	Œ	Y	4	15	ns

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. † The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I_{OS}.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
 - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright @ 1997, Texas Instruments Incorporated