



# 3.3V CMOS 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD

**IDT74ALVCH162543**  
**ADVANCE**  
**INFORMATION**

## FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{SK(O)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 0.40mm pitch TVSOP package
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range
- $V_{CC} = 2.7V$  to  $3.6V$ , Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels ( $0.4\mu W$  typ. static)
- Rail-to-Rail output swing for increased noise margin

### Drive Features for ALVC162543:

- Balanced Output Drivers:  $\pm 12mA$
- Low switching noise

## APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems



## DESCRIPTION:

This 16-bit registered transceiver is built using advanced dual metal CMOS technology. The ALVCH162543 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable ( $\overline{LEAB}$  or  $\overline{LEBA}$ ) and output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) inputs are provided for each register to permit independent control in either direction of data flow. The A-to-B enable ( $\overline{CEAB}$ ) input must be low to enter data from A or to output data from B. If  $\overline{CEAB}$  is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$ .


The ALVCH162543 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive  $\pm 12mA$  at the designated threshold levels.

The ALVCH162543 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

## Functional Block Diagram



## PIN CONFIGURATION



SSOP/  
TSSOP/TVSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
V <sub>TERM</sub> (2)	Terminal Voltage with Respect to GND	- 0.5 to + 4.6	V
V <sub>TERM</sub> (3)	Terminal Voltage with Respect to GND	- 0.5 to V <sub>CC</sub> + 0.5	V
T <sub>STG</sub>	Storage Temperature	- 65 to + 150	°C
I <sub>OUT</sub>	DC Output Current	- 50 to + 50	mA
I <sub>IK</sub>	Continuous Clamp Current, V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub>	± 50	mA
I <sub>OK</sub>	Continuous Clamp Current, V <sub>O</sub> < 0	- 50	mA
I <sub>CC</sub>	Continuous Current through each V <sub>CC</sub> or GND	±100	mA

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>CC</sub> terminals.
- All terminals except V<sub>CC</sub>.

## CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

Symbol	Parameter(1)	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	5	7	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	7	9	pF
C <sub>I/O</sub>	I/O Port Capacitance	V <sub>IN</sub> = 0V	7	9	pF

### NOTE:

- As applicable to the device type.

## PIN DESCRIPTION

Pin Names	Description
xOEAB	A-to-B Output Enable Inputs (Active LOW)
xOEBA	B-to-A Output Enable Inputs (Active LOW)
xCEAB	A-to-B Enable Inputs (Active LOW)
xCEBA	B-to-A Enable Inputs (Active LOW)
xLEAB	A-to-B Latch Enable Inputs (Active LOW)
xLEBA	B-to-A Latch Enable Inputs (Active LOW)
xAx	A-to-B Data Inputs or B-to-A 3-State Outputs (1)
xBx	B-to-A Data Inputs or A-to-B 3-State Outputs (1)

### NOTE:

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

**FUNCTION TABLE<sup>(1)</sup>**

Inputs				Outputs
xCEAB	xLEAB	xOEAB	xAx	xBx
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B <sub>0</sub>
L	L	L	L	L
L	L	L	H	H

**NOTE:**

- 1. H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care
- ↑ = LOW-to-HIGH Transition

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = - 40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit	
V <sub>IH</sub>	Input HIGH Voltage Level	V <sub>CC</sub> = 2.3V to 2.7V		1.7	—	—	V	
		V <sub>CC</sub> = 2.7V to 3.6V		2	—	—		
V <sub>IL</sub>	Input LOW Voltage Level	V <sub>CC</sub> = 2.3V to 2.7V		—	—	0.7	V	
		V <sub>CC</sub> = 2.7V to 3.6V		—	—	0.8		
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = 3.6V	V <sub>I</sub> = V <sub>CC</sub>	—	—	± 5	µA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = 3.6V	V <sub>I</sub> = GND	—	—	± 5		
I <sub>OZH</sub> I <sub>OZL</sub>	High Impedance Output Current (3-State Output pins)	V <sub>CC</sub> = 3.6V		V <sub>O</sub> = V <sub>CC</sub>	—	—	± 10	µA
				V <sub>O</sub> = GND	—	—	± 10	
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = 2.3V, I <sub>IN</sub> = - 18mA		—	- 0.7	- 1.2	V	
V <sub>H</sub>	Input Hysteresis	V <sub>CC</sub> = 3.3V		—	100	—	mV	
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = 3.6V V <sub>IN</sub> = GND or V <sub>CC</sub>		—	0.1	40	µA	
ΔI <sub>CC</sub>	Quiescent Power Supply Current Variation	One input at V <sub>CC</sub> - 0.6V, other inputs at V <sub>CC</sub> or GND		—	—	750		

NEW16link

**NOTE:**

- 1. Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.

## BUS-HOLD CHARACTERISTICS

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
IBHH IBHL	Bus-Hold Input Sustain Current	V <sub>CC</sub> = 3.0V	V <sub>I</sub> = 2.0V	- 75	—	—	μA
			V <sub>I</sub> = 0.8V	75	—	—	
IBHH IBHL	Bus-Hold Input Sustain Current	V <sub>CC</sub> = 2.3V	V <sub>I</sub> = 1.7V	- 45	—	—	μA
			V <sub>I</sub> = 0.7V	45	—	—	
IBHHO IBHLO	Bus-Hold Input Overdrive Current	V <sub>CC</sub> = 3.6V	V <sub>I</sub> = 0 to 3.6V	—	—	± 500	μA

**NOTES:**

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.

NEW16link

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 2.3V to 3.6V	I <sub>OH</sub> = - 0.1mA	V <sub>CC</sub> - 0.2	—	V
			V <sub>CC</sub> = 2.3V	I <sub>OH</sub> = - 4mA	1.9	
		I <sub>OH</sub> = - 6mA		1.7	—	
		V <sub>CC</sub> = 2.7V	I <sub>OH</sub> = - 4mA	2.2	—	
			I <sub>OH</sub> = - 8mA	2	—	
		V <sub>CC</sub> = 3.0V	I <sub>OH</sub> = - 6mA	2.4	—	
I <sub>OH</sub> = - 12mA	2		—			
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
			V <sub>CC</sub> = 2.3V	I <sub>OL</sub> = 4mA	—	
		I <sub>OL</sub> = 6mA		—	0.55	
		V <sub>CC</sub> = 2.7V	I <sub>OL</sub> = 4mA	—	0.4	
			I <sub>OL</sub> = 8mA	—	0.6	
		V <sub>CC</sub> = 3.0V	I <sub>OL</sub> = 6mA	—	0.55	
I <sub>OL</sub> = 12mA	—		0.8			

**NOTE:**

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>CC</sub> range. T<sub>A</sub> = - 40°C to + 85°C.

NEW16link

**OPERATING CHARACTERISTICS, T<sub>A</sub> = 25°C**

Symbol	Parameter	Test Conditions	V <sub>CC</sub> = 2.5V ± 0.2V	V <sub>CC</sub> = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	C <sub>L</sub> = 0pF, f = 10MHz	—	—	pF
CPD	Power Dissipation Capacitance Outputs disabled		—	—	pF

**SWITCHING CHARACTERISTICS<sup>(1)</sup>**

Symbol	Parameter	V <sub>CC</sub> = 2.5V ± 0.2V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay xAx to xBx or xBx to xAx	1	6.2	—	5.5	1	4.9	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay xLEAB to xBx or xLEBA to xAx	1.1	7.6	—	6.9	1.1	5.6	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time xCEAB to xBx or xCEBA to xAx	1	8.2	—	7.6	1	6.2	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time xCEAB, to xBx or xCEBA to xAx	2	6.8	—	6.7	1.5	5.6	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time xOEAB to xBx or xOEBA to xAx	1	7.8	—	7	1	5.9	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time xOEAB to xBx or xOEBA to xAx	1.6	6.4	—	5.3	1.1	5.1	ns
t <sub>SU</sub>	Setup Time, data before $\overline{LE}\uparrow$ or $\overline{CE}\uparrow$	1.2	—	1.5	—	1.2	—	ns
t <sub>H</sub>	Hold Time, data after $\overline{LE}\uparrow$ or $\overline{CE}\uparrow$	1.2	—	0.8	—	1.2	—	ns
t <sub>w</sub>	Pulse Duration, $\overline{LE}$ or $\overline{CE}$ LOW	3.3	—	3.3	—	3.3	—	ns
t <sub>sk(o)</sub>	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps

**NOTES:**

1. See test circuits and waveforms. T<sub>A</sub> = - 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


## TEST CIRCUITS AND WAVEFORMS:

### TEST CONDITIONS

Symbol	V <sub>CC</sub> (1)= 3.3V±0.3V	V <sub>CC</sub> (1)= 2.7V	V <sub>CC</sub> (2)= 2.5V±0.2V	Unit
V <sub>LOAD</sub>	6	6	2 x V <sub>CC</sub>	V
V <sub>IH</sub>	2.7	2.7	V <sub>CC</sub>	V
V <sub>T</sub>	1.5	1.5	V <sub>CC</sub> / 2	V
V <sub>LZ</sub>	300	300	150	mV
V <sub>HZ</sub>	300	300	150	mV
C <sub>L</sub>	50	50	30	pF


NEW16link

### PROPAGATION DELAY



ALVC Link

### TEST CIRCUITS FOR ALL OUTPUTS



ALVC Link

#### DEFINITIONS:

C<sub>L</sub> = Load capacitance: includes jig and probe capacitance.  
R<sub>T</sub> = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>F</sub> ≤ 2.5ns; t<sub>R</sub> ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>F</sub> ≤ 2ns; t<sub>R</sub> ≤ 2ns.

### SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	V <sub>LOAD</sub>
Disable High Enable High	GND
All Other tests	Open

NEW16link

### OUTPUT SKEW - t<sub>SK</sub>(x)




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

ALVC Link

#### NOTES:

1. For t<sub>SK</sub>(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t<sub>SK</sub>(b) OUTPUT1 and OUTPUT2 are in the same bank.

### ENABLE AND DISABLE TIMES




ALVC Link

#### NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

### SET-UP, HOLD, AND RELEASE TIMES



ALVC Link

### PULSE WIDTH








ALVC Link



PACKAGE DIAGRAM OUTLINES  
SSOP

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
17893	00	INITIAL RELEASE	07/15/90	A. FUNCELL
22377	01	REMOVE CHAMFER FROM PACKAGE	04/15/92	T. WJ
27492	02	REDRAW TO JEDEC FORMAT	02/01/95	



TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Slender Way, Santa Clara, CA 95054 PHONE: (408) 727-8118 FAX: (408) 462-8874 TWC: 910-338-2070	
DECIMAL	ANGULAR		
XXX	±		
XXXX			
XXXXX			
APPROVALS	DATE	TITLE PV PACKAGE OUTLINE	
DRAWN <i>AA</i>	08/15/90	.300" BODY WIDTH SSOP	
CHECKED		.025" PITCH	
		SIZE C	DRAWING No. PSC-4029
			REV 02
DO NOT SCALE DRAWING			




PACKAGE DIAGRAM OUTLINES

SSOP (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
17893	00	INITIAL RELEASE	07/15/90	A. FUNCELL
22377	01	REMOVE CHAMFER FROM PACKAGE	04/15/92	T. WU
27492	02	REDRAW TO JEDEC FORMAT	02/01/95	

SYMBOL	DWG # S048-1				DWG # S056-1			
	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE
	AA				AB			
	MIN	NOM	MAX		MIN	NOM	MAX	
A	.095	.102	.110		.095	.102	.110	
A1	.008	.012	.016		.008	.012	.016	
A2	.088	.090	.092		.088	.090	.092	
D	.620	.625	.630	4,5	.720	.725	.730	4,5
E	.395	.405	.420	3	.395	.405	.420	3
E1	.291	.295	.299	4,6	.291	.295	.299	4,6
N	48				56			

LAND PATTERN DIMENSIONS



	MIN	MAX	MIN	MAX
P	.450	.458	.450	.458
P1	.282	.290	.282	.290
P2	.575 BSC		.675 BSC	
X	.010	.018	.010	.018
e	.025 BSC		.025 BSC	
N	48		56	

NOTES:



- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- ⚠ DATUMS [-A-] AND [-B-] TO BE DETERMINED AT DATUM PLANE [-H-]
- ⚠ DIMENSION E TO BE DETERMINED AT SEATING PLANE [-C-]
- ⚠ DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE [-H-]
- ⚠ DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE
- ⚠ DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .015 PER SIDE
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND .010 FROM LEAD TIP
- ⚠ LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .004 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- ⚠ THE CHAMFER ON THE PACKAGE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE ZONE INDICATED
- 10 ALL DIMENSIONS ARE IN INCHES
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-118, VARIATION AA & AB

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Stoner Way, Santa Clara, CA 95054 PHONE: (408) 727-8116 FAX: (408) 482-8874 TWC: 810-338-2070	
DECIMAL	ANGULAR		
X.XX	±		
X.XXX			
X.XXX			
APPROVALS	DATE	TITLE	
DRAWN Ad	08/15/90	PV PACKAGE OUTLINE .300" BODY WIDTH SSOP .025" PITCH	
CHECKED		SIZE	REV
		C	02
		DRAWING No.	PSC-4029
DO NOT SCALE DRAWING			




PACKAGE DIAGRAM OUTLINES

TSSOP

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
23757	00	INITIAL RELEASE	02/15/93	T. VU
26315	01	CHANGE DIMS A1 & A2	05/18/94	DG
26490	02	CHANGE DIM A1	07/21/94	T. VU
27494	03	REDRAW TO JEDEC FORMAT	03/06/95	



DETAIL B




TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Slender Way, Santa Clara, CA 95054 PHONE: (408) 727-8118 FAX: (408) 492-8674 TWC: 910-338-2070
DECIMAL	ANGULAR	
±	±	
APPROVALS	DATE	TITLE
DRAWN	01/15/93	PA PACKAGE OUTLINE
CHECKED		6.10 mm BODY WIDTH TSSOP
		.50 mm PITCH
SIZE	DRAWING No.	REV
C	PSC-4039	03
DO NOT SCALE DRAWING		

PACKAGE DIAGRAM OUTLINES  
TSSOP (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
23757	00	INITIAL RELEASE	02/15/93	T. WU
26315	01	CHANGE DIMS A1 & A2	05/18/94	DG
26490	02	CHANGE DIM A1	07/21/94	T. WU
27494	03	REDRAW TO JEDEC FORMAT	03/08/95	

SYMBOL	DWG # S048-2			NOTE	DWG # S056-2			NOTE	
	JEDEC VARIATION				JEDEC VARIATION				
	ED	EE			ED	EE			
MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
A	-	-	1.10		-	-	1.10		
A1	.05	-	.15		.05	-	.15		
A2	.85	1.00	1.05		.85	1.00	1.05		
D	12.40	12.50	12.60	4,5	13.90	14.00	14.10	4,5	
E	7.95	8.10	8.25	3	7.95	8.10	8.25	3	
E1	6.00	6.10	6.20	4,6	6.00	6.10	6.20	4,6	
N	48				56				

LAND PATTERN DIMENSIONS



NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- △ DATUMS  $\square$ -A- AND  $\square$ -B- TO BE DETERMINED AT DATUM PLANE  $\square$ -H-
- △ DIMENSION E TO BE DETERMINED AT SEATING PLANE  $\square$ -C-
- △ DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE  $\square$ -H-
- △ DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER SIDE
- △ DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .25 mm PER SIDE
- △ DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- △ LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- △ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MQ-153, VARIATION ED & EE


	MIN	MAX	MIN	MAX
P	8.90	9.10	8.90	9.10
P1	5.90	6.10	5.90	6.10
P2	11.50 BSC		13.50 BSC	
X	.30	.40	.30	.40
e	.50 BSC		.50 BSC	
N	48		56	

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc.	
DECIMAL	ANGULAR	2975 Slender Way, Santa Clara, CA 95054	
±	±	PHONE: (408) 727-8118	
±	±	FAK: (408) 482-8874	TWC: 910-338-2070
±	±		
APPROVALS	DATE	TITLE PA PACKAGE OUTLINE	
DRAWN	01/19/93	6.10 mm BODY WIDTH TSSOP	
CHECKED		.50 mm PITCH	
		SIZE C	DRAWING No. PSC-4039
			REV 03
DO NOT SCALE DRAWING			



# TVSOP

## The Most Compact Double Density Package




TVSOP Package	Typical Dimensions (in mm)				Area (mm <sup>2</sup> )
	A	B	C	E	
48 Pin	9.80	4.40	6.40	0.40	63.00
56 Pin	11.30	4.40	6.40	0.40	72.30
80 Pin	17.00	6.10	8.10	0.40	137.80
100 Pin	20.80	6.10	8.10	0.40	168.50



# Double Density Packaging

## 48-Pin



16.0 x 10.3 x 2.6 mm  
pin pitch = 0.635 mm  
Area = 164.8 mm<sup>2</sup>




12.5 x 8.1 x 1.1 mm  
pin-pitch = 0.5 mm  
Area = 101.3 mm<sup>2</sup>



9.8 x 6.4 x 1.1 mm  
pin-pitch = 0.4 mm  
Area = 62.7 mm<sup>2</sup>

## 56-Pin



18.4 x 10.3 x 2.6 mm  
pin-pitch = 0.635 mm  
Area = 189.5 mm<sup>2</sup>



14.0 x 8.1 x 1.1 mm  
pin-pitch = 0.5 mm  
Area = 113.4 mm<sup>2</sup>



11.3 x 6.4 x 1.1 mm  
pin-pitch = 0.4 mm  
Area = 72.3 mm<sup>2</sup>

TVSOP	Area (mm <sup>2</sup> )	%Smaller Than SSOP	%Smaller Than TSSOP
48 pin	63.00	61.9	38.0
56 pin	72.30	62.2	36.0