

Features

- Supports 133-MHz bus operations
- 512K x 36/1M x 18 common I/O
- 2.5V –5% and +10% core power supply (V_{DD})
- 2.5V I/O supply (V_{DDQ})
- · Fast clock-to-output times
 - 6.5 ns (133-MHz version)
 - 7.5 ns (117-MHz version)
 - 8.5 ns (100-MHz version)
- Provide high-performance 2-1-1-1 access rate
- User-selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- · Separate processor and controller address strobes
- · Synchronous self-timed write
- · Asynchronous output enable
- Offered in JEDEC-standard 100-pin TQFP, 119-ball BGA and 165-ball fBGA packages
- · JTAG boundary scan for BGA and fBGA packages
- "ZZ" Sleep Mode option

Functional Description^[1]

The CY7C1381DV25/CY7C1383DV25 are 2.5V, 512K x 36 and 1M x 18 Synchronous Flowthrough SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining <u>Chip</u> Enable (\overline{CE}_1), depth-expansion <u>Chip</u> Enables (\overline{CE}_2 and $\overline{CE}_3^{[2]}$), <u>Burst</u> Control inputs (ADSC, ADSP, and <u>AD</u>V), Write Enables (\overline{BW}_x , and <u>BWE</u>), and Global Write (\overline{GW}). Asynchronous inputs include the Output Enable (\overline{OE}) and the ZZ pin.

The CY7C1381DV25/CY7C1383DV25 allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when either Address <u>Strobe</u> Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses <u>can be</u> internally generated as controlled by the Advance pin (ADV).

The CY7C1381DV25/CY7C1383DV25 operates from a +2.5V core power supply. All outputs also operate with a +2.5 supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

Selection Guide

	133 MHz	117 MHz	100 MHz	Unit
Maximum Access Time	6.5	7.5	8.5	ns
Maximum Operating Current	210	190	175	mA
Maximum CMOS Standby Current	70	70	70	mA


Notes:

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.

2. CE₃, CE₂ are for TQFP and 165 fBGA package only. 119 BGA is offered only in 1 Chip Enable.



CY7C1381DV25 CY7C1383DV25






PRELIMINARY

Pin Configurations








Pin Configurations (continued)

119-ball BGA (1	Chip Enable with JTAG)
-----------------	------------------------

CY7C1381DV25 (512K x 36)										
	1	2	3	4	5	6	7			
Α	V_{DDQ}	Α	Α	ADSP	Α	Α	V_{DDQ}			
В	NC	А	А	ADSC	А	А	NC			
С	NC	Α	Α	V_{DD}	А	Α	NC			
D	DQ _C	DQP _C	V _{SS}	NC	V _{SS}	DQPB	DQ _B			
E	DQ _C	DQ _C	V _{SS}	CE ₁	V_{SS}	DQB	DQ _B			
F	V_{DDQ}	DQ _C	V _{SS}	OE	V _{SS}	DQB	V_{DDQ}			
G	DQ _C	DQ _C	BW _C	ADV	BWB	DQB	DQ _B			
Н	DQ _C	DQ _C	V _{SS}	GW	V_{SS}	DQB	DQ _B			
J	V_{DDQ}	V _{DD}	NC	V_{DD}	NC	V _{DD}	V_{DDQ}			
к	DQ_D	DQ_D	V _{SS}	CLK	V_{SS}	DQA	DQ _A			
L	DQ_D	DQ_D	BWD	NC	BWA	DQA	DQ _A			
М	V _{DDQ}	DQD	V _{SS}	BWE	V_{SS}	DQA	V _{DDQ}			
Ν	DQD	DQ_D	V _{SS}	A1	V_{SS}	DQA	DQ _A			
Р	DQD	DQPD	V _{SS}	A0	V_{SS}	DQPA	DQ _A			
R	NC	А	MODE	V _{DD}	NC	Α	NC			
Т	NC	NC	Α	А	Α	NC	ZZ			
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}			

CY7C1383DV25 (1M x 18)

	1	2	3	4	5	6	7
Α	V _{DDQ}	А	А	ADSP	А	А	V _{DDQ}
В	NC	A	А	ADSC	А	А	NC
С	NC	А	А	V_{DD}	А	А	NC
D	DQ _B	NC	V _{SS}	NC	V_{SS}	DQP _A	NC
E	NC	DQB	V _{SS}	\overline{CE}_1	V_{SS}	NC	DQ _A
F	V_{DDQ}	NC	V _{SS}	OE	V_{SS}	DQ _A	V _{DDQ}
G	NC	DQB	BWB	ADV	NC	NC	DQA
Н	DQ _B	NC	V _{SS}	GW	V_{SS}	DQ _A	NC
J	V_{DDQ}	V _{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
к	NC	DQB	V _{SS}	CLK	V_{SS}	NC	DQ _A
L	DQ _B	NC	NC	NC	BWA	DQ _A	NC
М	V_{DDQ}	DQB	V _{SS}	BWE	V_{SS}	NC	V _{DDQ}
Ν	DQ _B	NC	V _{SS}	A1	V_{SS}	DQ _A	NC
Р	NC	DQPB	V _{SS}	A0	V_{SS}	NC	DQ _A
R	NC	А	MODE	V_{DD}	NC	А	NC
Т	NC	A	А	NC	А	А	ZZ
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}





Pin Configurations (continued)

	CY7C1381DV25 (512K x 36)											
	1	2	3	4	5	6	7	8	9	10	11	
Α	NC / 288M	А	CE ₁	BW _C	BWB	\overline{CE}_3	BWE	ADSC	ADV	А	NC	
В	NC	А	CE ₂	BWD	BWA	CLK	GW	OE	ADSP	А	NC / 144M	
С	DQP _C	NC	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	DQPB	
D	DQ _C	DQ _C	V _{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQB	DQ _B	
Е	DQ _C	DQ _C	V_{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQB	DQB	
F	DQ _C	DQ _C	V_{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQB	DQ _B	
G	DQ _C	DQ _C	V_{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _B	DQ _B	
н	NC	NC	NC	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	NC	NC	ZZ	
J	DQD	DQ _D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	V_{DDQ}	DQ _A	DQ _A	
κ	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQA	DQ _A	
L	DQD	DQD	V_{DDQ}	V _{DD}	V _{SS}	V_{SS}	V_{SS}	V _{DD}	V_{DDQ}	DQA	DQ _A	
М	DQD	DQD	V_{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQA	DQA	
Ν	DQPD	NC	V_{DDQ}	V _{SS}	NC	А	NC	V _{SS}	V _{DDQ}	NC	DQPA	
Ρ	NC	NC / 72M	А	А	TDI	A1	TDO	A	А	А	A	
R	MODE	NC / 36M	А	А	TMS	A0	TCK	А	А	А	A	

165-ball fBGA (3 Chip Enable) CY7C1381DV25 (512K x 36)

CY7C1383DV25 (1M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC / 288M	А	CE ₁	BWB	NC	\overline{CE}_3	BWE	ADSC	ADV	А	А
В	NC	А	CE ₂	NC	BWA	CLK	GW	OE	ADSP	А	NC / 144M
С	NC	NC	V_{DDQ}	V _{SS}	V _{SS}	V_{SS}	V_{SS}	V _{SS}	V_{DDQ}	NC	DQPA
D	NC	DQ _B	V_{DDQ}	V _{DD}	V _{SS}	V _{SS}	V_{SS}	V _{DD}	V_{DDQ}	NC	DQA
Е	NC	DQB	V_{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V_{DDQ}	NC	DQA
F	NC	DQB	V_{DDQ}	V _{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V _{DDQ}	NC	DQA
G	NC	DQ _B	V_{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V_{DDQ}	NC	DQA
Н	V _{SS}	NC	NC	V_{DD}	V _{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQB	NC	V_{DDQ}	V_{DD}	V _{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
κ	DQB	NC	V_{DDQ}	V_{DD}	V _{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	NC
L	DQB	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
Μ	DQB	NC	V_{DDQ}	V_{DD}	V _{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	NC
Ν	DQPB	NC	V_{DDQ}	V_{SS}	NC	А	NC	V _{SS}	V_{DDQ}	NC	NC
Р	NC	NC / 72M	А	А	TDI	A1	TDO	А	А	А	Α
R	MODE	NC / 36M	А	А	TMS	A0	TCK	А	А	А	A



Pin Definitions

Name	I/O	Description
A ₀ , A ₁ , A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and \overline{CE}_1 , \overline{CE}_2 , and $\overline{CE}_3^{[2]}$ are sampled active. A _[1:0] feed the 2-bit counter.
<u>BW</u> _A , <u>BW</u> _B BW _C , BW _D	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct Byte Writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, active LOW . When asserted LOW on the rising edge of CLK, a <u>global write is conducted</u> (ALL bytes are written, regardless of the values on $\overline{BW}_{[A:D]}$ and \overline{BWE}).
CLK	Input- Clock	Clock Input . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE1	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of <u>CLK.</u> Used in conjunction with CE_2 and $\overline{CE_3}^{[2]}$ to select/deselect the device. ADSP is ignored if CE_1 is HIGH. CE_1 is sampled only when a new external address is loaded.
CE ₂	Input- Synchronous	Chip Enable 2 Input, active <u>HIGH</u> . Sampled on the rising edge of CLK. Used in conjunction with CE_1 and $CE_3^{[2]}$ to select/deselect the device. CE_2 is sampled only when a new external address is loaded.
CE ₃ ^[2]	Input- Synchronous	Chip Enable 3 Input, active <u>L</u> OW. Sampled on the rising edge of CLK. Used in conjunction with CE_1 and CE_2 to select/deselect the device. CE_3 is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when \overline{CE}_1 is deasserted HIGH
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
BWE	Input- Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
ZZ	Input- Asynchronous	ZZ "sleep" Input, active HIGH . When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQ _s	I/O- Synchronous	Bidirectional Data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQ_s and DQP_X are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE.



Pin Definitions (continued)

Name	I/O	Description
DQP _X	l/O- Synchronous	Bidirectional Data Parity I/O Lines. Functionally, these signals are identical to DQ_s . During write sequences, DQP_X is controlled by BW_X correspondingly.
MODE	Input-Static	Selects Burst Order. When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
V _{DD}	Power Supply	Power supply inputs to the core of the device.
V _{DDQ}	I/O Power Supply	Power supply for the I/O circuitry.
V _{SS}	Ground	Ground for the core of the device.
V _{SSQ}	I/O Ground	Ground for the I/O circuitry.
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be left unconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input Synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be left floating or connected to V_{DD} through a pull-up resistor. This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V_{DD} . This pin is not available on TQFP packages.
тск	JTAG-Clock	Clock input to the JTAG circuitry . If the JTAG feature is not being utilized, this pin must be connected to V_{SS} . This pin is not available on TQFP packages.
NC	-	No Connects . Not internally connected to the die. 36M, 72M, 144M and 288M are address expansion pins are not internally connected to the die.
V _{SS} /DNU	Ground/DNU	This pin can be connected to Ground or should be left floating.



Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CDV}) is 6.5 ns (133-MHz device).

The CY7C1381DV25 supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486[™] processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user-selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (\overline{BW}_X) inputs. A Global Write Enable (GW) overrides all Byte Write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects $(\overline{CE}_1, CE_2, \overline{CE}_3^{[2]})$ and an asynchronous Output Enable (OE) provide for easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{CE_{1.} CE_{2}}$, and $\overline{CE_{3}}^{[2]}$ are all asserted active, and (2) ADSP or ADSC is asserted LOW (if the access is initiated by ADSC, the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst <u>counter/control logic</u> and presented to the memory core. If the OE input is asserted LOW, the requested data will be available at the data outputs a maximum to t_{CDV} after clock rise. ADSP is ignored if CE₁ is HIGH.

Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1) CE_1 , CE_2 , CE_3 ^[2] are all asserted active, and (2) ADSP is asserted LOW. The addresses presented are loaded into the address register and the burst inputs (GW, BWE, and BWX) are ignored during this first clock cycle. If the write inputs are asserted active (see Write Cycle Descriptions table for appropriate states that indicate a write) on the next clock rise, the appropriate data will be latched and written into the device. Byte Writes are allowed. All I/Os are tri-stated during a Byte Write.Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at $\underline{\text{clock rise:}}$ (1) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\underline{\text{CE}}_3^{[2]}$ are all asserted active, (2) ADSC is asserted LOW, (3) ADSP is deasserted

HIGH, and (4) the write input signals (\overline{GW} , \overline{BWE} , and \overline{BW}_X) indicate a write access. ADSC is ignored if ADSP is active LOW.

The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to DQ_X will be written into the specified address location. Byte writes are allowed. All I/Os are tri-stated when a write is detected, even a Byte Write. Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated_once a write cycle is detected, regardless of the state of OE.

Burst Sequences

The CY7C1381DV25 provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by $A_{[1:0]}$, and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE will select a linear burst sequence. A HIGH on MODE will select an interleaved burst order. Leaving MODE unconnected will cause the device to default to a interleaved burst sequence.

Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table (MODE = GND)

First Address A1: A0	Address Address A1: A0 A1: A0		Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE₁, CE₂, CE₃^[2], ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		80	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2V	2t _{CYC}		ns
t _{ZZI}	ZZ active to sleep current	This parameter is sampled		2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns

Truth Table^[3, 4, 5, 6, 7]

Cycle Description	Address Used	CE ₁	CE2		zz	ADSP	ADSC	ADV		OE	CLK	DQ
Deselected Cycle, Power-down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power-down	None	L	L	Х	L	L	х	Х	х	Х	L-H	Tri-State
Deselected Cycle, Power-down	None	L	Х	Н	L	L	х	Х	х	Х	L-H	Tri-State
Deselected Cycle, Power-down	None	L	L	Х	L	Н	L	Х	х	Х	L-H	Tri-State
Deselected Cycle, Power-down	None	Х	Х	Х	L	Н	L	Х	х	Х	L-H	Tri-State
Sleep Mode, Power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L-H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Х	L-H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tri-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tri-State
Read Cycle, Suspend Burst	Current	н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	н	Н	L	Х	L-H	D
Write Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

Notes:

Notes:
3. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
4. WRITE = L when any one or more Byte Write Enable signals and BWE = L or GW = L. WRITE = H when all Byte write enable signals, BWE, GW = H.
5. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
6. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_x. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.

7. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are Tri-State when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Partial Truth Table for Read/Write^[3, 8]

Function (CY7C1381DV25)	GW	BWE	BWD	BWc	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A (DQ _A , DQP _A)	Н	L	Н	Н	Н	L
Write Byte B (DQ _B , DQP _B)	Н	L	Н	Н	L	Н
Write Bytes A, B (DQ _A , DQ _B , DQP _A , DQP _B)	Н	L	Н	Н	L	L
Write Byte C (DQ _C , DQP _C)	Н	L	Н	L	Н	Н
Write Bytes C, A (DQ_C , DQ_{A} , DQP_C , DQP_A)	Н	L	Н	L	Н	L
Write Bytes C, B (DQ_C , DQ_B , DQP_C , DQP_B)	Н	L	Н	L	L	Н
Write Bytes C, B, A (DQ_C , DQ_B , DQ_{A} , DQP_C , DQP_B , DQP_A)	Н	L	Н	L	L	L
Write Byte D (DQ _D , DQP _D)	Н	L	L	Н	Н	Н
Write Bytes D, A (DQ _D , DQ _{A,} DQP _D , DQP _A)	Н	L	L	Н	Н	L
Write Bytes D, B (DQ _D , DQ _{A,} DQP _D , DQP _A)	Н	L	L	Н	L	Н
Write Bytes D, B, A (DQ _D , DQ _B , DQ _A , DQP _D , DQP _B , DQP _A)	Н	L	L	Н	L	L
Write Bytes D, B (DQ_D , $DQ_{B_1}DQP_D$, DQP_B)	Н	L	L	L	Н	Н
Write Bytes D, B, A (DQ_D , DQ_C , $DQ_{A_1}DQP_D$, DQP_C , DQP_A)	Н	L	L	L	Н	L
Write Bytes D, C, A (DQ_D , DQ_B , DQ_{A} , DQP_D , DQP_B , DQP_A)	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

Truth Table for Read/Write^[3, 8]

Function (CY7C1383DV25)	GW	BWE	BWB	BWA
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write Byte A - (DQ _A and DQP _A)	Н	L	Н	L
Write Byte B - (DQ _B and DQP _B)	Н	L	L	Н
Write All Bytes	Н	L	L	L
Write All Bytes	L	Х	Х	Х

Note:

8. Table only lists a partial listing of the byte write combinations. Any Combination of \overline{BW}_X is valid. Appropriate write will be done based on which byte write is active.



IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1381DV25/CY7C1383DV25 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 2.5V I/O logic levels.

The CY7C1381DV25/CY7C1383DV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see figure. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

TAP Controller Block Diagram



Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.


At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded





with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture <u>all</u> other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.



The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The

TAP Timing

advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



TAP AC Switching Characteristics Over the Operating Range^[9, 10]

Parameter	Description	Min.	Max.	Unit
Clock				•
t _{TCYC}	TCK Clock Cycle Time	50		ns
t _{TF}	TCK Clock Frequency		20	MHz
t _{TH}	TCK Clock HIGH time	25		ns
t _{TL}	TCK Clock LOW time	25		ns
Output Tim	es	-		
t _{TDOV}	TCK Clock LOW to TDO Valid		5	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0		ns
Set-up Time	95		•	•
t _{TMSS}	TMS Set-up to TCK Clock Rise	5		ns
t _{TDIS}	TDI Set-up to TCK Clock Rise	5		ns
t _{cs}	Capture Set-up to TCK Rise	5		
Hold Times	•			
t _{TMSH}	TMS hold after TCK Clock Rise	5		ns
t _{TDIH}	TDI Hold after Clock Rise	5		ns
t _{CH}	Capture Hold after Clock Rise	5		ns

Notes:

9. t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register.


10. Test conditions are specified using the load in TAP AC test Conditions. $t_R/t_F = 1$ ns.



2.5V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

2.5V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics And Operating Conditions

$(0^{\circ}C < TA < +70^{\circ}C; V_{DD} = 2.5V \pm 0.125V \text{ unless otherwise noted})^{[11]}$
--

Parameter	Description	Test	Min.	Max.	Unit	
V _{OH1}	Output HIGH Voltage	I _{OH} = –1.0 mA, V _{DDQ} = 2.5V		2.0		V
V _{OH2}	Output HIGH Voltage	I _{OH} = –100 μA, V _{DDQ} = 2.5V		2.1		V
V _{OL1}	Output LOW Voltage	I _{OL} = 8.0 mA, V _{DDQ} = 2.5V			0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA V _{DDQ} = 2.5V			0.2	V
V _{IH}	Input HIGH Voltage	$V_{DDQ} = 2.5V$		1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage	$V_{DDQ} = 2.5V$		-0.3	0.7	V
Ι _X	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μA

Note:

11. All voltages referenced to V_{SS} (GND).



Identification Register Definitions

Instruction Field	CY7C1381DV25 (512Kx36)	CY7C1383DV25 (1Mx18)	Description
Revision Number (31:29)	000	000	Describes the version number
Device Depth (28:24)	01011	01011	Reserved for internal use
Device Width (23:18)	000001	000001	Defines memory type and architecture
Cypress Device ID (17:12)	100101	010101	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register

Scan Register Sizes

Register Name	Bit Size (x36)	Bit Size (x18)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-ball BGA package)	85	Boundary Scan Order (119-ball BGA package)
Boundary Scan Order (165-ball fBGA package)	89	Boundary Scan Order (165-ball fBGA package)

Identification Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



PRELIMINARY

CY7C1381DV25 (256K x 36)							
Bit#	Ball ID	Bit#	Ball ID				
1	H4	44	E4				
2	T4	45	G4				
3	T5	46	A4				
4	T6	47	G3				
5	R5	48	C3				
6	L5	49	B2				
7	R6	50	B3				
8	U6	51	A3				
9	R7	52	C2				
10	Τ7	53	A2				
11	P6	54	B1				
12	N7	55	C1				
13	M6	56	D2				
14	L7	57	E1				
15	K6	58	F2				
16	P7	59	G1				
17	N6	60	H2				
18	L6	61	D1				
19	K7	62	E2				
20	J5	63	G2				
21	H6	64	H1				
22	G7	65	J3				
23	F6	66	K2				
24	E7	67	L1				
25	D7	68	M2				
26	H7	69	N1				
27	G6	70	P1				
28	E6	71	K1				
29	D6	72	L2				
30	C7	73	N2				
31	B7	74	P2				
32	C6	75	R3				
33	A6	76	T1				
34	C5	77	R1				
35	B5	78	T2				
36	G5	79	L3				
37	B6	80	R2				
38	D4	81	Т3				
39	B4	82	L4				
40	F4	83	N4				
41	M4	84	P4				
42	A5	85	Internal				
43	K4						
Notes:			•				

CY7C1383DV25 (512K x 18)						
Bit#	Ball ID	Bit#	Ball ID			
1	H4	44	E4			
2	T4	45	G4			
3	T5	46	A4			
4	Т6	47	G3			
5	R5	48	C3			
6	L5	49	B2			
7	R6	50	B3			
8	U6	51	A3			
9	R7	52	C2			
10	Τ7	53	A2			
11	P6	54	B1			
12	N7	55	C1			
13	M6	56	D2			
14	L7	57	E1			
15	K6	58	F2			
16	P7	59	G1			
17	N6	60	H2			
18	L6	61	D1			
19	K7	62	E2			
20	J5	63	G2			
21	H6	64	H1			
22	G7	65	J3			
23	F6	66	K2			
24	E7	67	L1			
25	D7	68	M2			
26	H7	69	N1			
27	G6	70	P1			
28	E6	71	K1			
29	D6	72	L2			
30	C7	73	N2			
31	B7	74	P2			
32	C6	75	R3			
33	A6	76	T1			
34	C5	77	R1			
35	B5	78	T2			
36	G5	79	L3			
37	B6	80	R2			
38	D4	81	Т3			
39	B4	82	L4			
40	F4	83	N4			
41	M4	84	P4			
42	A5	85	Internal			
43	K4					

Notes: 12. Balls which are NC (No Connect) are pre-set LOW. 13. Bit# 85 is pre-set HIGH.



165-Ball BGA Boundary Scan Order [12, 13]

CY7C1381DV25 (256K x 36)						
Bit #	Ball ID	Bit#	Ball ID			
1	N6	37	A9			
2	N7	38	B9			
3	10N	39	C10			
4	P11	40	A8			
5	P8	41	B8			
6	R8	42	A7			
7	R9	43	B7			
8	P9	44	B6			
9	P10	45	A6			
10	R10	46	B5			
11	R11	47	A5			
12	H11	48	A4			
13	N11	49	B4			
14	M11	50	B3			
15	L11	51	A3			
16	K11	52	A2			
17	J11	53	B2			
18	M10	54	C2			
19	L10	55	B1			
20	K10	56	A1			
21	J10	57	C1			
22	H9	58	D1			
23	H10	59	E1			
24	G11	60	F1			
25	F11	61	G1			
26	E11	62	D2			
27	D11	63	E2			
28	G10	64	F2			
29	F10	65	G2			
30	E10	66	H1			
31	D10	67	H3			
32	C11	68	J1			
33	A11	69	K1			
34	B11	70	L1			
35	A10	71	M1			
36	B10	72	J2			

CY7C1381DV25 (256K x 36)				
Bit #	Ball ID			
73	K2			
74	L2			
75	M2			
76	N1			
77	N2			
78	P1			
79	R1			
80	R2			
81	P3			
82	R3			
83	P2			
84	R4			
85	P4			
86	N5			
87	P6			
88	R6			
89	Internal			



165-Ball BGA Boundary Scan Order [12, 13]

CY7C1383DV25 (512K x 18)					
Bit #	Ball ID	Bit #	Ball ID		
1	N6	37	A9		
2	N7	38	B9		
3	10N	39	C10		
4	P11	40	A8		
5	P8	41	B8		
6	R8	42	A7		
7	R9	43	B7		
8	P9	44	B6		
9	P10	45	A6		
10	R10	46	B5		
11	R11	47	A5		
12	H11	48	A4		
13	N11	49	B4		
14	M11	50	B3		
15	L11	51	A3		
16	K11	52	A2		
17	J11	53	B2		
18	M10	54	C2		
19	L10	55	B1		
20	K10	56	A1		
21	J10	57	C1		
22	H9	58	D1		
23	H10	59	E1		
24	G11	60	F1		
25	F11	61	G1		
26	E11	62	D2		
27	D11	63	E2		
28	G10	64	F2		
29	F10	65	G2		
30	E10	66	H1		
31	D10	67	H3		
32	C11	68	J1		
33	A11	69	K1		
34	B11	70	L1		
35	A10	71	M1		
36	B10	72	J2		

CY7C1383DV25 (512K x 18)			
Bit #	Ball ID		
73	K2		
74	L2		
75	M2		
76	N1		
77	N2		
78	P1		
79	R1		
80	R2		
81	P3		
82	R3		
83	P2		
84	R4		
85	P4		
86	N5		
87	P6		
88	R6		
89	Internal		



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on V_{DD} Relative to GND–0.3V to +3.6V
DC Voltage Applied to Outputs
in Tri-State –0.5V to V _{DDQ} + 0.5V
DC Input Voltage–0.5V to V_{DD} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Range Temperature V _{DD}		V _{DDQ}
Commercial	0°C to +70°C	$2.5V \pm 5\%$	2.5V – 5%
Industrial	–40°C to +85°C		to V _{DD}

Electrical Characteristics Over the Operating Range^[14, 15]

Parameter	Description	Test Conditi	ons	Min.	Max.	Unit
V _{DD}	Power Supply Voltage			2.375	2.625	V
V _{DDQ}	I/O Supply Voltage	V _{DDQ} = 2.5V		2.375	V _{DD}	V
V _{OH}	Output HIGH Voltage	V_{DDQ} = 2.5V, V_{DD} = Min., I_{OH} = -1	.0 mA	2.0		V
V _{OL}	Output LOW Voltage	V _{DDQ} = 2.5V, V _{DD} = Min., I _{OL} = 1.0) mA		0.4	V
V _{IH}	Input HIGH Voltage ^[14]	V _{DDQ} = 2.5V		1.7	V _{DD} + 0.3V	V
V _{IL}	Input LOW Voltage ^[14]	V _{DDQ} = 2.5V		-0.3	0.7	V
Ι _X	Input Load	$\text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{DDQ}}$		-5	5	μA
	Input Current of MODE	Input = V _{SS}		-5		μA
		Input = V _{DD}			30	μA
	Input Current of ZZ	Input = V _{SS}		-30		μA
		Input = V _{DD}			5	μA
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DD,}$ Output Disabled		-5	5	μA
I _{DD} V _{DD} Operating Supply	V _{DD} = Max., I _{OUT} = 0 mA,	7.5-ns cycle, 133 MHz		210	mA	
	Current	Irrent $f = f_{MAX} = 1/t_{CYC}$	8.8-ns cycle, 117 MHz		190	mA
			10-ns cycle, 100 MHz		175	mA
I _{SB1}	Automatic CE	Max. V _{DD} , Device Deselected,	7.5-ns cycle, 133 MHz		140	mA
	Power-down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = f _{MAX} , inputs switching	8.8-ns cycle, 117 MHz		130	mA
			10-ns cycle, 100 MHz		120	
I _{SB2}	Automatic CE Power-down Current—CMOS Inputs	$\begin{array}{l} \text{Max. } V_{DD} \text{, Device Deselected,} \\ V_{IN} \geq V_{DD} - 0.3 \text{V or } V_{IN} \leq 0.3 \text{V,} \\ \text{f} = 0 \text{, inputs static} \end{array}$	All speeds		70	mA
I _{SB3}	Automatic CE	Max. V _{DD} , Device Deselected,	7.5-ns cycle, 133 MHz		130	mA
Power-down		$V_{IN} \ge V_{DDQ}^{-} - 0.3V$ or $V_{IN} \le 0.3V$, f = f _{MAX} , inputs switching	8.8-ns cycle, 117 MHz		120	mA
			10-ns cycle, 100 MHz		110	mA
I _{SB4}	Automatic CE Power-down Current—TTL Inputs	$\begin{array}{l} \text{Max. } V_{DD} \text{, Device Deselected,} \\ V_{IN} \geq V_{DD} - 0.3 \text{V or } V_{IN} \leq 0.3 \text{V,} \\ \text{f} = 0 \text{, inputs static} \end{array}$	All speeds		80	mA

Notes: 14. Overshoot: $V_{IH}(AC) < V_{DD}$ +1.5V (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2V$ (Pulse width less than $t_{CYC}/2$). 15. $T_{Power-up}$: Assumes a linear ramp from 0V to $V_{DD}(min.)$ within 200 ms. During this time $V_{IH} \le V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Thermal Resistance^[16]


Parameter	Description	Test Conditions	TQFP Package	BGA Package	fBGA Package	Unit
Θ_{JA}		Test conditions follow standard test methods and procedures	31	45	46	°C/W
Θ_{JC}		for measuring thermal impedance, per EIA / JESD51.	6	7	3	°C/W

Capacitance^[16]

Parameter	Description	Test Conditions	TQFP Package	BGA Package	fBGA Package	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	8	9	pF
C _{CLK}	Clock Input Capacitance	V _{DD} / V _{DDQ} = 2.5V	5	8	9	pF
C _{I/O}	Input/Output Capacitance		5	8	9	pF

AC Test Loads and Waveforms

2.5V I/O Test Load



Note:

16. Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics Over the Operating Range^[21, 22]

		133	MHz	117	MHz	100 MHz		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{POWER}	V _{DD} (Typical) to the first Access ^[17]	1		1		1		ms
Clock								
t _{CYC}	Clock Cycle Time	7.5		8.5		10		ns
t _{CH}	Clock HIGH	2.1		2.3		2.5		ns
t _{CL}	Clock LOW	2.1		2.3		2.5		ns
Output Times								
t _{CDV}	Data Output Valid After CLK Rise		6.5		7.5		8.5	ns
t _{DOH}	Data Output Hold After CLK Rise	2.0		2.0		2.0		ns
t _{CLZ}	Clock to Low-Z ^[18, 19, 20]	2.0		2.0		2.0		ns
t _{CHZ}	Clock to High-Z ^[18, 19, 20]	0	4.0	0	4.0	0	5.0	ns
t _{OEV}	OE LOW to Output Valid		3.2		3.4		3.8	ns
t _{OELZ}	OE LOW to Output Low-Z ^[18, 19, 20]	0		0		0		ns
t _{OEHZ}	OE HIGH to Output High-Z ^[18, 19, 20]		4.0		4.0		5.0	ns
Set-up Times								
t _{AS}	Address Set-up Before CLK Rise	1.5		1.5		1.5		ns
t _{ADS}	ADSP, ADSC Set-up Before CLK Rise	1.5		1.5		1.5		ns
t _{ADVS}	ADV Set-up Before CLK Rise	1.5		1.5		1.5		ns
t _{WES}	GW, BWE, BW _[A:D] Set-up Before CLK Rise	1.5		1.5		1.5		ns
t _{DS}	Data Input Set-up Before CLK Rise	1.5		1.5		1.5		ns
t _{CES}	Chip Enable Set-up	1.5		1.5		1.5		ns
Hold Times								
t _{AH}	Address Hold After CLK Rise	0.5		0.5		0.5		ns
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.5		0.5		0.5		ns
t _{WEH}	GW, BWE, BW _[A:D] Hold After CLK Rise	0.5		0.5		0.5		ns
t _{ADVH}	ADV Hold After CLK Rise	0.5		0.5		0.5		ns
t _{DH}	Data Input Hold After CLK Rise	0.5		0.5		0.5		ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.5		0.5	T	0.5		ns


Notes: 17. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD}(minimum) initially, before a read or write operation can be initiated.

can be initiated.
18. t_{CHZ}, t_{CLZ}, t_{OLLZ}, and t_{OEHZ} are specified with AC 7est conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
19. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions
20. This parameter is sampled and not 100% tested.
21. Timing reference level is 1.25V.
22. Test renditions phore in (a) of AC Test Loads unless etherwise pated.

22. Test conditions shown in (a) of AC Test Loads unless otherwise noted.



Timing Diagrams




Note:

23. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH.



Timing Diagrams (continued) Write Cycle Timing^[23, 24]




Note:

24. Full width write can be initiated by either \overline{GW} LOW; or by \overline{GW} HIGH, \overline{BWE} LOW and \overline{BW}_X LOW.



Timing Diagrams (continued) Read/Write Cycle Timing^[23, 25, 26]




Notes:

25. The data bus (Q) remains in high-Z following a Write cycle, unless a new read access is initiated by ADSP or ADSC. 26. GW is HIGH.



Timing Diagrams (continued) ZZ Mode Timing^[28, 29]



DON'T CARE

Ordering Information

Speed (MHz)	Ordering Code	Package Name	Part and Package Type	Operating Range
133	CY7C1381DV25-133AC CY7C1383DV25-133AC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Commercial
	CY7C1381DV25-133BGC CY7C1383DV25-133BGC	BG119	BG119 119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and JTAG	
	CY7C1381DV25-133BZC CY7C1383DV25-133BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG	
117	CY7C1381DV25-117AC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Commercial
	CY7C1383DV25-117AC		3 Chip Enables	
	CY7C1381DV25-117BGC	BG119	BG119 119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and	
	CY7C1383DV25-117BGC		JTAG	
	CY7C1381DV25-117BZC CY7C1383DV25-117BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG	
	CY7C1381DV25-117AI CY7C1383DV25-117AI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Industrial
	CY7C1381DV25-117BGI CY7C1383DV25-117BGI	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and JTAG	
	CY7C1381DV25-117BZI CY7C1383DV25-117BZI	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG	

Notes:

28Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 29DQs are in high-Z when exiting ZZ sleep mode.




Ordering Information (continued)

Speed (MHz)	Ordering Code	Package Name	Part and Package Type	Operating Range
100	CY7C1381DV25-100AC CY7C1383DV25-100AC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Commercial
	CY7C1381DV25-100BGC BG119 119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and			
	CY7C1383DV25-100BGC	1383DV25-100BGC JTAG		
	CY7C1381DV25-100BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm)	
	CY7C1383DV25-100BZC		3 Chip Enables and JTAG	
	CY7C1381DV25-100AI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Industrial
	CY7C1383DV25-100AI		3 Chip Enables	
	CY7C1381DV25-100BGI	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and	
	CY7C1383DV25-100BGI		JTAG	
	CY7C1381DV25-100BZI	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm)	
	CY7C1383DV25-100BZI		3 Chip Enables and JTAG	

Shaded areas contain advance information. Please contact your local sales representative for availability of these parts.

Package Diagrams

100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101




51-85050-*A




CY7C1381DV25 CY7C1383DV25

Package Diagrams (continued)

119-Lead PBGA (14 x 22 x 2.4 mm) BG119






51-85115-*B



Package Diagrams (continued)



165 FBGA 13 x 15 x 1.40 MM BB165D

i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation. PowerPC is a trademark of IBM Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.



Document History Page

Document Title: CY7C1381DV25/CY7C1383DV2518-Mbit (512K x 36/1M x 18) Flow-Through SRAM (Preliminary) Document Number: 38-05547				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	254518	See ECN	RKF	New Data Sheet