SN54LV373...J OR W PACKAGE SN74LV373...DB. DW. OR PW PACKAGE

(TOP VIEW)

SCLS196C - FEBRUARY 1993 - REVISED APRIL 1996

13 5D

12 5Q

11 ∏ LE

- EPIC[™] (Enhanced-Performance Implanted CMOS) 2-µ Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC}, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC}, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs

description

These octal transparent D-type latches are designed for 2.7-V to 5.5-V V_{CC} operation.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic

state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LV373 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV373 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV373 is characterized for operation from –40°C to 85°C.


20 VCC OE 1Q ∏ 19**∏** 8Q 1D Π 18 \ 8D 3 2D **∏** 4 17 **∏** 7D 2Q **∏** 5 16**∏** 7Q 3Q [6 15 **∏** 6Q 3D **∏** 7 14**∏** 6D

4D 🛮 8

4Q **∏** 9

GND

SN54LV373 . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE (each latch)

	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
н	X	Χ	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.

TEXAS INSTRUMENTS SCLS196C - FEBRUARY 1993 - REVISED APRIL 1996

logic symbol†

OE ΕN LE C1 3 1D 1Q 1D 5 4 2Q 2D 6 7 3D 3Q 9 8 4D 4Q 13 12 5D 5Q 15 14 6D 6Q 17 16 7Q 7D 18 19 8D 8Q

logic diagram (positive logic)



Pin numbers shown are for DB, DW, J, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Maximum power dissipation at $T_A = 55$ °C (in still air) (see Note 3): DB pack	age 0.6 W
DW pacl	kage 1.6 W
PW pack	kage 0.7 W
Storage temperature range, T _{eta}	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - This value is limited to 7 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCLS196C - FEBRUARY 1993 - REVISED APRIL 1996

recommended operating conditions (see Note 4)

			SN54L	_V373	SN74L	.V373	UNIT	
			MIN	MAX	MIN	MAX	UNII	
VCC	Supply voltage		2.7	5.5	2.7	5.5	V	
\/	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		V	
VIH	i ligit-level iliput voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	3.15		3.15		V	
\/	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8	V	
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		1.65		1.65	V	
VI	Input voltage		0	Vcc	0	VCC	V	
۷o	Output voltage		0,	VCC	0	VCC	V	
la	High lovel output ourrent	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	20	-8		-8	m /\	
IОН	High-level output current	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	20	-16		-16	mA	
la.	Low level output ourrent	V _{CC} = 2.7 V to 3.6 V	V	8		8	mA	
IOL	Low-level output current	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		16		16	""^	
Δt/Δν	Input transition rise or fall rate		0	100	0	100	ns/V	
T _A	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	,, ₊	SN54LV3	373	SN	174LV37	3	UNIT	
PARAMETER	TEST CONDITIONS	v _{cc} †	MIN TYP	MAX	MIN	TYP	MAX	UNII	
	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V _{CC} -0.	2			
Voн	I _{OH} = -8 mA	3 V	2.4		2.4			V	
	I _{OH} = -16 mA	4.5 V	3.6		3.6				
	I _{OL} = 100 μA	MIN to MAX		0.2			0.2		
V _{OL}	I _{OL} = 8 mA	3 V		0.4			0.4	V	
	I _{OL} = 16 mA	4.5 V		0.55			0.55		
1.	V _I = V _{CC} or GND	3.6 V		<u>4</u> ±1			±1		
t _I		5.5 V	7	±1			±1	μΑ	
lo-	Vo. Vocas CND	3.6 V	Q	±5			±5		
loz	$V_O = V_{CC}$ or GND	5.5 V	S	±5			±5	μΑ	
laa	Vi – Vaa or CND I la – 0	3.6 V	90	20			20		
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	Q ^T	20			20	μΑ	
ΔICC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V		500			500	μΑ	
	V V 0ND	3.3 V	2.5			2.5		_	
C _i	$V_I = V_{CC}$ or GND	5 V	3			3		pF	
	V V 0VD	3.3 V	7			7		_	
Co	$V_O = V_{CC}$ or GND	5 V	7.5			7.5		pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

SN54LV373, SN74LV373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS196C - FEBRUARY 1993 - REVISED APRIL 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

					SN54LV3	73			
			V _{CC} = 5	$V \pm 0.5 V$	$V_{CC} = 3.3$	$V \pm 0.3 V$	V _{CC} = 2.7	7 V	UNIT
			MIN	MAX	MIN	MAX	MIN M	AX	
t _W	Pulse duration, LE high		10		10 1/		118		ns
t _{su}	Setup time, data before LE \downarrow	High or low	4	<	6111	o Pi	6		ns
t _h	Hold time, data after LE↓	High or low	6		6	<	6		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

					SN74LV	373			
			V _{CC} = 5	$V \pm 0.5 V$	V _{CC} = 3.3	$3~V\pm0.3~V$	VCC =	= 2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _W	Pulse duration, LE high		10		10		8		ns
t _{su}	Setup time, data before LE \downarrow	High or low	4		6		6		ns
th	Hold time, data after LE↓	High or low	6		6		6		ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54LV373								
PARAMETER	FROM (INPUT)		1 Vcc = 5 V + 0 5 V 1		V_{CC} = 3.3 V \pm 0.3 V			V _{CC} = 2.7 V		UNIT	
	(1141 01)		MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	
	D	Q		8	16	4	11	22	<u> </u>	28	ns
^t pd	LE	Q		11	19	W.	15	25	M	26	115
t _{en}	ŌĒ	Q		15	23	TIL	15	27	N	28	ns
^t dis	ŌĒ	Q		15	23	·	15	27		28	ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN74LV373								
PARAMETER	FROM (INPUT)		$1 V_{CC} = 5V + 0.5V$		V_{CC} = 3.3 V \pm 0.3 V			V _{CC} = 2.7 V		UNIT	
	(1141 01)		MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	
	D	Q		8	16		11	22		28	20
^t pd	LE	Q		11	19		15	25		26	ns
t _{en}	ŌĒ	Q		15	23		15	27		28	ns
^t dis	ŌĒ	Q		15	23		15	27		28	ns


operating characteristics, T_A = 25°C

	PARAMETER	TEST CONDITIONS	VCC	TYP	UNIT	
C _{pd} Power dissip		Outputs enabled		3.3 V	47	pF
	Power dissipation capacitance per latch	Outputs disabled	Cı = 50 pF. f = 10 MHz		29	
	rower dissipation capacitance per laten	Outputs enabled	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	5 V	112	
		Outputs disabled			62	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms







ti.com 24-Jun-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LV373DBLE	OBSOLETE	SSOP	DB	20	TBD	Call TI	Call TI
SN74LV373DW	OBSOLETE	SOIC	DW	20	TBD	Call TI	Call TI
SN74LV373DWR	OBSOLETE	SOIC	DW	20	TBD	Call TI	Call TI
SN74LV373PWLE	OBSOLETE	TSSOP	PW	20	TBD	Call TI	Call TI

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated