

**512K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)**


**FEATURES**

- Fast Access Time 12,13,15ns(Max.)
- Low Power Dissipation
  - Standby (TTL) : 60mA(Max.)
  - (CMOS) : 30mA(Max.)
- Operating KM68BV4002 - 12 : 170mA(Max.)
- KM68BV4002 - 13 : 165mA(Max.)
- KM68BV4002 - 15 : 160mA(Max.)
- Single 3.3V+10%/ -5% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
- KM68BV4002J : 36-SOJ-400


**GENERAL DESCRIPTION**

The KM68BV4002 is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The KM68BV4002 uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM68BV4002 is packaged in a 400mil 36-pin plastic SOJ.

**PIN CONFIGURATION(Top View)**



**FUNCTIONAL BLOCK DIAGRAM**



**PIN FUNCTION**

Pin Name	Pin Function
A0 - A18	Address Inputs
WE	Write Enable
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
I/O1 - I/O8	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection

**ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	V <sub>CC</sub>	-0.5 to 4.6	V
Power Dissipation	P <sub>D</sub>	1.0	W
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>A</sub>	0 to 70	°C

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS(T<sub>A</sub>=0 to 70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	3.13	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.2	-	V <sub>CC</sub> +0.3**	V
Input Low Voltage	V <sub>IL</sub>	-0.3*	-	0.8	V

\* V<sub>IL</sub>(Min) = -2.0V a.c(Pulse Width≤10ns) for I<sub>S</sub>≤20mA

\*\* V<sub>IH</sub>(Max) = V<sub>CC</sub> + 2.0V a.c (Pulse Width≤10ns) for I<sub>S</sub>≤20mA

**DC AND OPERATING CHARACTERISTICS(T<sub>A</sub>=0 to 70°C, V<sub>CC</sub>=3.3V±10%/±5%, unless otherwise specified)**

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	-2	2	μA	
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub>	-10	10	μA	
Operating Current	I <sub>CC</sub>	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$ , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> =0mA	12ns	-	170	mA
			13ns	-	165	
			15ns	-	160	
Standby Current	I <sub>SB</sub>	Min. Cycle, $\overline{CS}=V_{IH}$	-	60	mA	
	I <sub>SB1</sub>	f=0MHz, $\overline{CS} \geq V_{CC}-0.2V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≤ 0.2V	-	30	mA	
Output Low Voltage Level	V <sub>OL</sub>	I <sub>OL</sub> =8mA	-	0.4	V	
Output High Voltage Level	V <sub>OH</sub>	I <sub>OH</sub> =-4mA	2.4	-	V	

**CAPACITANCE\*(T<sub>A</sub>=25°C, f=1.0MHz)**

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	C <sub>IO</sub>	V <sub>IO</sub> =0V	-	8	pF
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	7	pF


\* NOTE : Capacitance is sampled and not 100% tested.

**AC CHARACTERISTICS**( $T_A=0$  to  $70^\circ\text{C}$ ,  $V_{CC}=3.3\text{V}\pm 10\%/ -5\%$ , unless otherwise noted.)

**TEST CONDITIONS**

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below


Output Loads(A)



\* Capacitive Load consists of all components of the test environment.

Output Loads(B)

for tHZ, tLZ, tW+Z, tOW, tOLZ & tOHZ



\* Including Scope and Jig Capacitance

**READ CYCLE**

Parameter	Symbol	KM68BV4002-12		KM68BV4002-13		KM68BV4002-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	12	-	13	-	15	-	ns
Address Access Time	tAA	-	12	-	13	-	15	ns
Chip Select to Output	tCO	-	12	-	13	-	15	ns
Output Enable to Valid Output	tOE	-	6	-	6	-	7	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	6	0	7	ns
Output Disable to High-Z Output	tOHZ	0	6	0	6	0	7	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns




WRITE CYCLE


Parameter	Symbol	KM68BV4002-12		KM68BV4002-13		KM68BV4002-16		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	tWC	12	-	13	-	15	-	ns
Chip Select to End of Write	tCW	8.5	-	8.5	-	10	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	8.5	-	8.5	-	10	-	ns
Write Pulse Width(OE High)	tWP	8.5	-	8.5	-	10	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	10	-	12	-	ns
Write Recovery Time	tWR	0	-	0	-	0	-	ns
Write to Output High-Z	tWHZ	0	6	0	6	0	7	ns
Data to Write Time Overlap	tDW	7	-	7	-	8	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tOW	3	-	3	-	3	-	ns

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=V<sub>L</sub>, WE=V<sub>H</sub>)




TIMING WAVEFORM OF READ CYCLE(2) (WE=V<sub>H</sub>)




NOTES(READ CYCLE)

1.  $\overline{WE}$  is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3.  $t_{bz}$  and  $t_{ohz}$  are defined as the time at which the outputs achieve the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$  levels.
4. At any given temperature and voltage condition,  $t_{bz}(\text{Max.})$  is less than  $t_{bz}(\text{Min.})$  both for a given device and from device to device.
5. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with  $\overline{CS}=V_{IL}$ .
7. Address valid prior to coincident with  $\overline{CS}$  transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{OE} = \text{Clock}$ )




TIMING WAVEFORM OF WRITE CYCLE(2) ( $\overline{OE} = \text{Low Fixed}$ )



2

TIMING WAVEFORM OF WRITE CYCLE(3) ( $\overline{CS}$  = Controlled)



NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low  $\overline{CS}$  and  $\overline{WE}$ . A write begins at the latest transition  $\overline{CS}$  going low and  $\overline{WE}$  going low ; A write ends at the earliest transition  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{wc}$  is measured from the beginning of write to the end of write.
3.  $t_{cw}$  is measured from the later of  $\overline{CS}$  going low to end of write.
4.  $t_{as}$  is measured from the address valid to the beginning of write.
5.  $t_{wr}$  is measured from the end of write to the address change.  $t_{wr}$  applied in case a write ends as  $\overline{CS}$  or  $\overline{WE}$  going high.
6. If  $\overline{OE}$ ,  $\overline{CS}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If  $\overline{CS}$  goes low simultaneously with  $\overline{WE}$  going or after  $\overline{WE}$  going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When  $\overline{CS}$  is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	ISB, ISB1
L	H	H	Output Disable	High-Z	ICC
L	H	L	Read	DOUT	ICC
L	L	X	Write	DIN	ICC

\* NOTE : X means Don't Care.