# 512K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)

#### **FEATURES**

- · Fast Access Time 12,13,15ns(Max.)
- · Low Power Dissipation


Standby (TTL) : 60mA(Max.) (CMOS) : 30mA(Max.)

Operating KM68BV4002 - 12 : 170mA(Max.) KM68BV4002 - 13 : 165mA(Max.) KM68BV4002 - 15 : 160mA(Max.)

- Single 3.3V+10%/-5% Power Supply
- · TTL Compatible Inputs and Outputs
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- · Center Power/Ground Pin Configuration
- · Standard Pin Configuration

KM68BV4002J: 36-SOJ-400


#### **FUNCTIONAL BLOCK DIAGRAM**



## **GENERAL DESCRIPTION**

The KM68BV4002 is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The KM68BV4002 uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed circuit technology, it is particularly well suited for use in high-density high-speed system applications. The KM68BV4002 is packaged in a 400mil 36-pin plastic SOJ.

## PIN CONFIGURATION (Top View)



#### **PIN FUNCTION**

Pin Name	Pin Function
Ao - A18	Address Inputs
WE	Write Enable
<del>cs</del>	Chip Select
ŌĒ	Output Enable
1/01 ~ 1/08	Data inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection

### **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5 to 4.6	٧
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation	Po	1.0	W
Storage Temperature	Tsrg	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.13	3.3	3.6	V
Ground	Vss	0	0	0	· v
Input High Voltage	Vін	2.2	-	Vcc+0.3**	v
Input Low Voltage	VIL	-0.3*		8.0	V

<sup>\*</sup> ViL(Min) = -2.0V a.c(Pulse Width≤10ns) for 1≤20mA

# DC AND OPERATING CHARACTERISTICS(Ta=0 to 70°C, Vcc=3.3V+10%/-5%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	ILI	Vin = Vss to Vcc	-2	2	μА	
Output Leakage Current	lro	CS=VIH or OE=VIH or WE=VIL VOUT = Vss to Vcc	-10	10	μА	
Operating Current	lce	Min. Cycle, 100% Duty	12ns	-	170	mA
		CS=VIL, VIN = VIH or VIL, IOUT=0mA	13ns	-	165	
			15ns	-	160	
Standby Current	Isa	Min. Cycle, CS=Vi∺		-	60	mA
ISB1		f=0MHz, CS≥Vcc-0.2V, Vin ≥ Vcc-0.2V or Vin ≤ 0.2V	-	30	mA	
Output Low Voltage Level	VoL	loL=8mA			0.4	٧
Output High Voltage Level	Voh	IOH=-4mA	2.4	-	V	

# CAPACITANCE\*(TA=25°C, f=1.0MHz)

llem	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	Ciro	VI/O=0V	-	8	рF
Input Capacitance	CiN	VIN=0V	•	7	pF

<sup>\*</sup> NOTE: Capacitance is sampled and not 100% tested.



<sup>\*\*</sup> ViH(Max) = Vcc + 2.0V a.c (Pulse Width≤10ns) for I≤20mA


# AC CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3V+10%/-5%, unless otherwise noted.) TEST CONDITIONS

Parameter	Value
Input Pulse Levels	OV to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)

Dout  $RL = 50\Omega$  VL = 1.5V  $Zo = 50\Omega$   $30pF^*$ 

Output Loads(B) for thz, tuz, twhz, tow, touz & tohz



#### **READ CYCLE**

		KM68BV4002-12		KM68BV4002-13		KM68BV4002-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	12	•	13	-	15	-	ns
Address Access Time	taa	-	12	-	13	-	15	ns
Chip Select to Output	tco	-	12	-	13	*	15	ns
Output Enable to Valid Output	toe	-	6	-	6	-	7	ns
Chip Enable to Low-Z Output	tız	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	touz	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	6	0	7	ns
Output Disable to High-Z Output	tonz	0	6	0	6	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns

<sup>\*</sup> Capacitive Load consists of all components of the test environment.


<sup>\*</sup> Including Scope and Jig Capacitance

#### WRITE CYCLE


		KM68BV4062-12		KM68BV4002-13		KM88BV4602-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	12	-	13	-	15	-	ns
Chip Select to End of Write	tcw	8.5	-	8.5	-	10	-	пѕ
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	8.5	-	8.5	-	10	-	ns
Write Pulse Width(OE High)	twp	8.5	-	8.5	-	10		ns
Write Pulse Width(OE Low)	twp1	10	-	10	-	12	-	ns
Write Recovery Time	twr.	0	-	0	-	0	-	ns
Write to Output High-Z	tvviz	0	6	0	6	0	7	ns
Data to Write Time Overlap	tow	7	-	7	-	8	-	ns
Data Hold from Write Time	ton	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

# **TIMMING DIAGRAMS**

# TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VR, WE=VH)




# TIMING WAVEFORM OF READ CYCLE(2) (WE=VH)




#### NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. biz and tonz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Von or Vol. levels.
- 4. At any given temperature and voltage condition, thz(Max.) is less than tuz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
  6. Device is continuously selected with CS=Vn.
- 7. Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


# TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)



# TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



# TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



#### NOTES (WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.

  2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high, two is measured from the beginning of write to the end of
- 3, tow is measured from the later of CS going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twit is measured from the end of write to the address change. twit applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.

  7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

  8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.

- Dout is the read data of the new address.
   When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

# **FUNCTIONAL DESCRIPTION**

ČŠ	WE	ŌĒ	Mode	VO Pin	Supply Current
Н	X	Х*	Not Select	High-Z	IsB, IsB1
L	н	Н	Output Disable	High-Z	lcc
L	н	L	Read	Dout	Icc
L	L	х	Write	Din	lcc

\* NOTE: X means Don't Care.

