

Features

- High speed access times
Com'1: 15, 17, 20 and 25 ns
Ind: 17, 20 and 25 ns
- Low power operation (typical)
 - PDM41096SA
Active: 400 mW
Standby: 150 mW
 - PDM41096LA
Active: 350 mW
Standby: 100 mW
- TTL compatible inputs and outputs
- Single +5V ($\pm 10\%$) power supply
- Three-State output
- Packages
Plastic SOJ (400 mil) - SO

Description


The PDM41096 is a high-performance CMOS static RAM organized as 524,288 x 8 bits. This product is produced in Paradigm's proprietary CMOS technology which offers the designer the highest speed parts. Writing is accomplished when the write enable (\overline{WE}) and the chip enable (\overline{CE}) inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} and \overline{OE} are both LOW.

The PDM41096 operates from a single +5V power supply and all the inputs and outputs are fully TTL compatible. The PDM41096 comes in two versions, the standard power version PDM41096SA and a low power version the PDM41096LA. The two versions are functionally the same and only differ in their power consumption.


The PDM41096 is available in a 36-pin 400 mil plastic SOJ package.

5

Functional Block Diagram



**Pin Configuration
36-Pin SOJ**



Pin Description

Name	Description
A18-A0	Address Inputs
I/O7-I/O0	Data Inputs/Outputs
\overline{CE}	Chip Enable Input
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input
NC	No Connect
V _{SS}	Ground
V _{CC}	Power (+5V)

Truth Table⁽¹⁾

\overline{OE}	\overline{WE}	\overline{CE}	I/O	MODE
X	X	H	Hi-Z	Standby
L	H	L	D _{OUT}	Read
X	L	L	D _{IN}	Write
H	H	L	Hi-Z	Output Disable

NOTE: 1. H = V_{IH}, L = V_{IL}, X = DON'T CARE

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Com'l.	Ind.	Unit
V _{TERM}	Terminal Voltage with Respect to V _{SS}	-0.5 to +7.0	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	1.4	1.4	W
I _{OUT}	DC Output Current	50	50	mA
T _j	Maximum Junction Temperature ⁽²⁾	125	125	°C

NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Appropriate thermal calculations should be performed in all cases and specifically for those where the chosen package has a large thermal resistance (e.g., TSOP). The calculation should be of the form: $T_j = T_a + P * \theta_{ja}$ where T_a is the ambient temperature, P is average operating power and θ_{ja} the thermal resistance of the package. For this product, use the following θ_{ja} value:

SOJ: 59° C/W

Recommended DC Operating Conditions

Symbol	Description	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
V _{SS}	Supply Voltage	0	0	0	V
Industrial	Ambient Temperature	-40	25	85	°C
Commercial	Ambient Temperature	0	25	70	°C

DC Electrical Characteristics (V_{CC} = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	PDM41096SA		PDM41096LA		Unit	
			Min.	Max.	Min.	Max.		
I _{LI}	Input Leakage Current	V _{CC} = MAX., V _{IN} = V _{SS} to V _{CC}	Com'l	-5	5	-5	5	µA
I _{LO}	Output Leakage Current	V _{CC} = MAX., CE = V _{IH} , V _{OUT} = V _{SS} to V _{CC}	Com'l	-5	5	-5x	5	µA
V _{IL}	Input Low Voltage			-0.5 ⁽¹⁾	0.8	-0.5 ⁽¹⁾	0.8	V
V _{IH}	Input High Voltage			2.2	6.0	2.2	6.0	V
V _{OL}	Output Low Voltage	I _{OL} = 8 mA, V _{CC} = Min. I _{OL} = 10 mA, V _{CC} = Min.		—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4 mA, V _{CC} = Min.		—	0.5	—	0.5	V
				2.4	—	2.4	—	V

5

NOTE: 1. V_{IL}(min) = -3.0V for pulse width less than 20 ns.

Power Supply Characteristics

Symbol	Parameter	Power	-15		-17		-20		-25		Unit
			Com'l	Ind.	Com'l	Ind.	Com'l	Ind.	Com'l	Ind.	
I _{CC}	Operating Current CE = V _{IL}	SA	280	285	270	280	250	260	220	230	mA
	f = f _{MAX} = 1/t _{RC} V _{CC} = Max. I _{OUT} = 0 mA	LA	240	250	230	240	210	220	180	190	mA
I _{SB}	Standby Current CE = V _{IH}	SA	130	140	120	130	110	120	100	110	mA
	f = f _{MAX} = 1/t _{RC} V _{CC} = Max.	LA	100	110	90	100	80	90	70	80	mA
I _{SB1}	Full Standby Current CE ≥ V _{HC}	SA	40	40	40	40	40	40	40	40	mA
	f = 0 V _{CC} = Max., V _{IN} ≥ V _{CC} - 0.2V or ≤ 0.2V	LA	20	20	20	20	20	20	20	20	mA

NOTE: All values are maximum guaranteed values.
V_{LC} ≤ 0.2V, V_{HC} ≥ V_{CC} - 0.2V.

Capacitance⁽¹⁾ ($T_A = +25^\circ\text{C}$, $f = 1.0\text{ MHz}$)

Symbol	Parameter	Max.	Unit
C_{IN}	Input Capacitance	8	pF
C_{OUT}	Output Capacitance	8	pF

NOTE: 1. This parameter is determined by device characterization but is not production tested.

AC Test Conditions

Input Pulse Levels	V_{SS} to 3.0V
Input rise and fall times	3 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Figure 1. Output Load Equivalent






Figure 2. Output Load Equivalent
(for t_{LZCE} , t_{HZCE} , t_{LZWE} , t_{HZWE} , t_{LZOE} , t_{HZOE})

Read Cycle No. 1(6, 7)



Read Cycle No. 2(3, 6, 8)




5

AC Electrical Characteristics


Description	Symbol	-15 ⁽⁸⁾		-17 ⁽⁸⁾		-20		-25		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ Cycle										
READ cycle time	t _{RC}	15		17		20		25		ns
Address access time	t _{AA}		15		17		20		25	ns
Chip enable access time	t _{ACE}		15		17		20		25	ns
Output hold from address change	t _{OH}	5		5		5		5		ns
Chip enable to output in low Z ^(2,4)	t _{LZCE}	5		5		5		5		ns
Chip disable to output in high Z ^(2,3,4)	t _{HZCE}		6		7		8		10	ns
Chip enable to power up time ⁽⁴⁾	t _{PU}	0		0		0		0		ns
Chip disable to power down time ⁽⁴⁾	t _{PD}		15		17		20		25	ns
Output enable access time	t _{AOE}		6		7		8		10	ns
Output enable to output in low Z ^(2,4)	t _{LZOE}	0		0		0		0		ns
Output disable to output in high Z ^(2,4)	t _{HZOE}		6		7		8		10	ns

Notes referenced are after Data Retention Table.

Write Cycle No. 1 (Write Enable Controlled)



Write Cycle No. 2 (Chip Enable Controlled)




AC Electrical Characteristics

Description	Symbol	-15 ⁽⁸⁾		-17 ⁽⁸⁾		-20		-25		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE cycle time	t_{WC}	15		17		20		25		ns
Chip enable to end of write	t_{CW}	12		15		15		20		ns
Address valid to end of write	t_{AW}	12		15		15		20		ns
Address setup time	t_{AS}	0		0		0		0		ns
Address hold from end of write	t_{AH}	0		0		0		0		ns
Write pulse width	t_{WP}	11		12		12		20		ns
Data setup time	t_{DS}	8		9		10		15		ns
Data hold time	t_{DH}	0		0		0		0		ns
Write disable to output in low Z ^(2,3)	t_{LZWE}	0		0		0		0		ns
Write enable to output in high Z ^(2,3)	t_{HZWE}		6		7		8		10	ns

Notes referenced are after Data Retention Table.

Low V_{CC} Data Retention Waveform



Data Retention Electrical Characteristics (LA Version Only)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	
V _{DR}	V _{CC} for Retention Data		2	—	—	V	
I _{CCDR}	Data Retention Current	CE ≥ V _{CC} - 0.2V V _{IN} ≥ V _{CC} - 0.2V or ≤ 0.2V	V _{CC} = 2V Com'l	—	—	1.0	mA
			V _{CC} = 3V Com'l	—	—	1.5	mA
t _{CDR}	Chip Deselect to Data Retention Time		0	—	—	ns	
t _R ⁽⁴⁾	Operation Recovery Time		t _{RC} ⁽⁵⁾	—	—	ns	

NOTES: (For three previous Electrical Characteristics tables)

1. -55°C to +125°C temperature range only.
2. The parameter is tested with C_L = 5 pF as shown in Figure 2. Transition is measured ±200 mV from steady state voltage.
3. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}.
4. This parameter is sampled.
5. t_{RC} = Read cycle time.
6. WE is high for a READ cycle.
7. The device is continuously selected. Chip Enable is held in its active state.
8. V_{CC} = 5V ± 5%.

5

Ordering Information

