

Integrated Device Technology, Inc.

# HIGH-SPEED BiCMOS 10-BIT INTERFACE LATCHES

**ADVANCE INFORMATION**  
**IDT54/74FBT841A**  
**IDT54/74FBT841B**  
**IDT54/74FBT841C**

## FEATURES:

- Functionally equivalent to the 54/74BCT841 series
- **IDT54/74FBT841B 20% faster than the 841A**
- **IDT54/74FBT841C 15% faster than the 841B**
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- Low power in all three states
- ±10% power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS Bus Interface Latches are built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

The IDT54/74FBT841 series are 3-state, 10-bit bus interface latches.


The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static(DC) current loading. All data inputs have a 200mV typical input hysteresis for improved noise rejection.

## FUNCTIONAL BLOCK DIAGRAM




2600 drw 01

## PIN CONFIGURATIONS



DIP/SOIC/CERPACK  
TOP VIEW



LCC  
TOP VIEW

2600 drw 02

BiCEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**

**APRIL 1990**

**PIN DESCRIPTION**

Name	I/O	Description
D <sub>0-9</sub>	I	The latch data inputs.
LE	I	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
Y <sub>0-9</sub>	O	The 3-state latch outputs.
$\overline{OE}$	I	The output enable control. When $\overline{OE}$ is LOW, the outputs are enabled. When $\overline{OE}$ is high, the outputs Y <sub>i</sub> are in the high-impedance (off) state.

2600 tbl 05

**FUNCTION TABLE<sup>(1)</sup>**


Inputs			Internal	Outputs	
$\overline{OE}$	LE	D <sub>i</sub>	Q <sub>i</sub>	Y <sub>i</sub>	Function
H	X	X	X	Z	High Z
H	H	L	L	Z	High Z
H	H	H	H	Z	High Z
H	L	X	NC	Z	Latched (High Z)
L	H	L	L	L	Transparent
L	H	H	H	H	Transparent
L	L	X	NC	NC	Latched

**NOTE:**

1 H = HIGH, L = LOW, X = Don't Care, NC = No Change, Z = High Impedance

2600 tbl 06

**LOGIC SYMBOL**



2600 drw 03

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	0.5	0.5	W
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTES:**

2600 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V<sub>cc</sub> by +0.5V unless otherwise noted.

**CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	pF

**NOTE:**

1. This parameter is measured at characterization but not tested.

2600 tbl 02

### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, VCC = 5.0V ± 10%; Military: TA = -55°C to +125°C, VCC = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I <sub>IH</sub>	Input HIGH Current	VCC = Max., V <sub>I</sub> = 2.7V		—	—	10	μA
I <sub>IL</sub>	Input LOW Current	VCC = Max., V <sub>I</sub> = 0.5V		—	—	-10	μA
IOZH	High Impedance	VCC = Max.	V <sub>O</sub> = 2.7V	—	—	50	μA
IOZL	Output Current		V <sub>O</sub> = 0.5V	—	—	-50	
I <sub>I</sub>	Input HIGH Current	VCC = Max., V <sub>I</sub> = 5.5V		—	—	100	μA
V <sub>IK</sub>	Clamp Diode Voltage	VCC = Min., I <sub>N</sub> = -18mA		—	-0.7	-1.2	V
I <sub>OS</sub>	Short Circuit Current	VCC = Max., V <sub>O</sub> = GND <sup>(3)</sup>		-75	-150	-225	mA
V <sub>OH</sub>	Output HIGH Voltage	VCC = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	IOH = -12mA MIL.	2.4	3.3	—	V
			IOH = -15mA COM'L.				
V <sub>OL</sub>	Output LOW Voltage		IOH = -18mA MIL.	2.0	3.0	—	V
			IOH = -24mA COM'L.				
V <sub>OL</sub>	Output LOW Voltage		IOL = 32mA MIL.	—	0.3	0.5	V
			IOL = 48mA COM'L.				
V <sub>H</sub>	Input Hysteresis	VCC = 5V		—	200	—	mV
I <sub>OFF</sub>	Bus Leakage Current	VCC = 0V, V <sub>O</sub> = 4.5V		—	—	100	μA
I <sub>CC</sub>	Quiescent Power Supply Current	VCC = Max. V <sub>IN</sub> = GND or VCC		—	0.2	1.5	mA

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

2600 tbl 03

**POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current (Inputs TTL HIGH)	VCC = Max. VIN = 3.4V <sup>(3)</sup>		—	—	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	VCC = Max., Outputs Open OE = GND One Input Toggling LE = VCC 50% Duty Cycle	VIN = VCC VIN = GND	—	—	0.25	mA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	VCC = Max., Outputs Open fi = 10MHz, 50% Duty Cycle OE = GND, LE = VCC One Bit Toggling	VIN = VCC VIN = GND	—	—	4.0	mA
			VIN = 3.4V VIN = GND	—	—	5.0	
		VCC = Max., Outputs Open fi = 2.5MHz, 50% Duty Cycle OE = GND, LE = VCC Ten Bit Toggling	VIN = VCC VIN = GND	—	—	7.8 <sup>(5)</sup>	
			VIN = 3.4V VIN = GND	—	—	17.8 <sup>(5)</sup>	

**NOTES:**

2600 01 04

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type
- Typical values are at VCC = 5.0V, +25°C ambient, and maximum loading.
- Per TTL driven input (VIN = 3.4V); all other inputs at VCC or GND
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
- I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 $I_C = I_{CC} + \Delta I_{CCD} \cdot NT + I_{CCD}(f_{CP}/2 + f_i N_i)$   
 I<sub>CC</sub> = Quiescent Current  
 $\Delta I_{CC}$  = Power Supply Current for a TTL High Input (VIN = 3.4V)  
 D<sub>H</sub> = Duty Cycle for TTL Inputs High  
 N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 f<sub>i</sub> = Input Frequency  
 N<sub>i</sub> = Number of Inputs at f<sub>i</sub>  
 All currents are in milliamps and all frequencies are in megahertz

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Symbol	Parameter	Condition <sup>(1)</sup>	54/74FBT841A				54/74FBT841B				54/74FBT841C				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
tPLH tPHL	Data (Di) to Output (Yi) (LE = HIGH)	CL = 50pF RL = 500Ω	—	8.0	—	—	—	6.5	—	—	—	5.5	—	—	ns
tPLH tPHL		CL = 300pF <sup>(3)</sup> RL = 500Ω	—	—	—	—	—	—	—	—	—	—	—	—	ns
tSU	Data to LE Set-up Time	CL = 50pF	—	1.5	—	—	—	1.5	—	—	—	1.5	—	—	ns
tH	Data to LE Hold Time	RL = 500Ω	—	3.5	—	—	—	2.5	—	—	—	2.5	—	—	ns
tPLH tPHL	Latch Enable (LE) to Yi	CL = 50pF RL = 500Ω	—	10.0	—	—	—	8.0	—	—	—	6.4	—	—	ns
tPLH tPHL		CL = 300pF <sup>(3)</sup> RL = 500Ω	—	—	—	—	—	—	—	—	—	—	—	—	ns
tW	LE Pulse Width HIGH	CL = 50pF RL = 500Ω	—	4.0	—	—	—	4.0	—	—	—	4.0	—	—	ns
tPZH tPZL	Output Enable Time OE to Yi	CL = 50pF RL = 500Ω	—	8.0	—	—	—	8.0	—	—	—	6.5	—	—	ns
tPZH tPZL		CL = 300pF <sup>(3)</sup> RL = 500Ω	—	—	—	—	—	—	—	—	—	—	—	—	ns
tPHZ tPLZ	Output Disable Time OE to Yi	CL = 50pF <sup>(3)</sup> RL = 500Ω	—	15.0	—	—	—	7.0	—	—	—	6.0	—	—	ns
tPHZ tPLZ		CL = 50pF RL = 500Ω	—	—	—	—	—	—	—	—	—	—	—	—	ns


**NOTES:**

1. See test circuits and waveforms
2. Minimum limits are guaranteed but not tested on Propagation Delays
3. This parameter guaranteed but not tested.

2600 01/07

**TEST CIRCUITS AND WAVEFORMS**

**TEST CIRCUITS FOR ALL OUTPUTS**



**SWITCH POSITION**


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open

**DEFINITIONS:**


CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

2600 tbi 08


**SET-UP, HOLD AND RELEASE TIMES**




**PULSE WIDTH**



**PROPAGATION DELAY**



**ENABLE AND DISABLE TIMES**




**NOTES**

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; Zo ≤ 50Ω; tf ≤ 2.5ns; tr ≤ 2.5ns.

2600 dhw 04

**ORDERING INFORMATION**



2600 drw 04