

**Fast CMOS 16-Bit  
 Buffer/Line Drivers**

**Product Features:**

**Common Features:**

- PI74FCT16240T, PI74FCT162240T, and PI74FCT162H240T are high-speed, low power devices with high current drive
- $V_{CC} = 5\text{ V} \pm 10\%$
- Hysteresis on all inputs
- Packages available:
  - 48-pin 240 mil wide plastic TSSOP (A48)
  - 48-pin 300 mil wide plastic SSOP (V48)

**PI74FCT16240T Features:**

- High output drive:  $I_{OH} = -32\text{ mA}$ ;  $I_{OL} = 64\text{ mA}$
- Power off disable outputs permit "live insertion"
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1.0\text{V}$  at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$

**PI74FCT162240T Features:**

- Balanced output drivers:  $\pm 24\text{ mA}$
- Reduced system switching noise
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.6\text{V}$  at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$

**PI74FCT162H240T Features:**

- Bus Hold retains last active bus state during 3-state
- Eliminates the need for external pull-up resistors

**Product Description:**

Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.6 micron CMOS technology, achieving industry leading speed grades.


The PI74FCT16240T, PI74FCT162240T, and PI74FCT162H240T are inverting 16-bit buffer/line drivers designed for applications driving high capacitance loads and low impedance backplanes. These high-speed, low power devices offer bus/backplane interface capability and a flow-through organization for ease of board layout. These devices are designed with three-state controls to operate in a Quad-Nibble, Dual-Byte, or a single 16-bit word mode.

The PI74FCT16240T output buffers are designed with a Power-Off disable allowing "live insertion" of boards when used as backplane drivers.

The PI74FCT162240T has  $\pm 24\text{ mA}$  balanced output drivers. It is designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot. This eliminates the need for external terminating resistors for most interface applications.

The PI74FCT162H240T has "Bus Hold" which retains the input's last state whenever the input goes to high-impedance preventing "floating" inputs and eliminating the need for pull-up/down resistors.

**Logic Block Diagram**



**Product Pin Description**


Pin Name	Description
$\overline{xOE}$	3-State Output Enable Inputs (Active LOW)
$xAx$	Inputs <sup>(1)</sup>
$\overline{xYx}$	3-State Outputs
GND	Ground
Vcc	Power

**Note:** 1. For the PI74FCT162H240T, these pins have "Bus Hold."  
 All other pins are standard, outputs, or I/Os.

**Truth Table**

Inputs <sup>(1)</sup>		Outputs <sup>(1)</sup>
$\overline{xOE}$	$xAx$	$\overline{xYx}$
L	L	H
L	H	L
H	X	Z

**Note:** 1. H = High Voltage Level  
 X = Don't Care  
 L = Low Voltage Level  
 Z = High Impedance

**Product Pin Configuration**


**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied .....	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only) .....	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) .....	-0.5V to +7.0V
DC Input Voltage .....	-0.5V to +7.0V
DC Output Current .....	120mA
Power Dissipation .....	1.0W

**Note:**

 Stresses greater than those listed under **MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC Electrical Characteristics** (Over the Operating Range,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ )

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
$V_{IH}$	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0			V
$V_{IL}$	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
$I_{IH}$	Input HIGH Current	Standard Input, $V_{CC} = \text{Max.}$	$V_{IN} = V_{CC}$			1	$\mu\text{A}$
$I_{IH}$	Input HIGH Current	Standard I/O, $V_{CC} = \text{Max.}$	$V_{IN} = V_{CC}$			1	$\mu\text{A}$
$I_{IH}$	Input HIGH Current	Bus Hold Input <sup>(4)</sup> , $V_{CC} = \text{Max.}$	$V_{IN} = V_{CC}$			$\pm 100$	$\mu\text{A}$
$I_{IH}$	Input HIGH Current	Bus Hold I/O <sup>(4)</sup> , $V_{CC} = \text{Max.}$	$V_{IN} = V_{CC}$			$\pm 100$	$\mu\text{A}$
$I_{IL}$	Input LOW Current	Standard Input, $V_{CC} = \text{Min.}$	$V_{IN} = \text{GND}$			-1	$\mu\text{A}$
$I_{IL}$	Input LOW Current	Standard I/O, $V_{CC} = \text{Min.}$	$V_{IN} = \text{GND}$			-1	$\mu\text{A}$
$I_{IL}$	Input LOW Current	Bus Hold Input <sup>(4)</sup> , $V_{CC} = \text{Min.}$	$V_{IN} = \text{GND}$			$\pm 100$	$\mu\text{A}$
$I_{IL}$	Input LOW Current	Bus Hold I/O <sup>(4)</sup> , $V_{CC} = \text{Min.}$	$V_{IN} = \text{GND}$			$\pm 100$	$\mu\text{A}$
$I_{BHH}$	Bus Hold	Bus Hold Input <sup>(4)</sup> , $V_{CC} = \text{Min.}$	$V_{IN} = 2.0\text{V}$	-50			$\mu\text{A}$
$I_{BHL}$	Sustain Current		$V_{IN} = 0.8\text{V}$	+50			
$I_{OZH}^{(5)}$	High Impedance	$V_{CC} = \text{Max.}$	$V_{OUT} = 2.7\text{V}$			1	$\mu\text{A}$
$I_{OZL}^{(5)}$	Output Current	$V_{CC} = \text{Max.}$	$V_{OUT} = 0.5\text{V}$			-1	$\mu\text{A}$
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = \text{Min.}$ , $I_{IN} = -18\text{mA}$			-0.7	-1.2	V
$I_{OS}$	Short Circuit Current	$V_{CC} = \text{Max.}^{(3)}$ , $V_{OUT} = \text{GND}$		-80	-140	-200	mA
$I_O$	Output Drive Current	$V_{CC} = \text{Max.}^{(3)}$ , $V_{OUT} = 2.5\text{V}$		-50		-180	mA
$V_H$	Input Hysteresis				100		mV

**Notes:**

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. Pins with Bus Hold are identified in the pin description.
5. This specification does not apply to bi-directional functionalities with Bus Hold.

**PI74FCT16240T Output Drive Characteristics** (Over the Operating Range)

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -3.0 mA	2.5	3.5		V
			I <sub>OH</sub> = -15.0 mA	2.4	3.5		
			I <sub>OH</sub> = -32.0 mA	2.0	3.0		
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 64 mA		0.2	0.55	V
I <sub>OFF</sub>	Power Down Disable	V <sub>CC</sub> = 0V, V <sub>IN</sub> or V <sub>OUT</sub> ≤ 4.5V		—	—	±100	μA

**PI74FCT162240T/162H240T Output Drive Characteristics** (Over the Operating Range)

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -24.0 mA	2.4	3.3		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 24 mA		0.3	0.55	V
I <sub>ODL</sub>	Output LOW Current	V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V <sup>(3)</sup>		60	115	150	mA
I <sub>ODH</sub>	Output HIGH Current	V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V <sup>(3)</sup>		-60	-115	-150	mA

**Capacitance** (T<sub>A</sub> = 25°C, f = 1 MHz)

Parameters <sup>(4)</sup>	Description	Test Conditions	Typ	Max.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	5.5	8	pF

**Notes:**

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

**Power Supply Characteristics**

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
I <sub>cc</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max.	V <sub>IN</sub> = GND or V <sub>CC</sub>		0.1	500	μA
ΔI <sub>cc</sub>	Supply Current per Input @ TTL HIGH	V <sub>CC</sub> = Max.	V <sub>IN</sub> = 3.4 V <sup>(3)</sup>		0.5	1.5	mA
I <sub>CCD</sub>	Supply Current per Input per MHz <sup>(4)</sup>	V <sub>CC</sub> = Max., Outputs Open x $\overline{\text{OE}}$ = GND One Bit Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND		60	100	μA/ MHz
I <sub>c</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max., Outputs Open f <sub>i</sub> = 10 MHz 50% Duty Cycle x $\overline{\text{OE}}$ = GND One Bit Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND		0.6	1.5 <sup>(5)</sup>	mA
			V <sub>IN</sub> = 3.4 V V <sub>IN</sub> = GND		0.9	2.3 <sup>(5)</sup>	
		V <sub>CC</sub> = Max., Outputs Open f <sub>i</sub> = 2.5 MHz 50% Duty Cycle x $\overline{\text{OE}}$ = GND 16 Bits Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND		2.4	4.5 <sup>(5)</sup>	
			V <sub>IN</sub> = 3.4 V V <sub>IN</sub> = GND		6.4	16.5 <sup>(5)</sup>	

**Notes:**

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at V<sub>CC</sub> = 5.0 V, +25°C ambient.
- Per TTL driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I<sub>cc</sub> formula. These limits are guaranteed but not tested.
- I<sub>c</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 $I_c = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$   
 I<sub>CC</sub> = Quiescent Current  
 ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4 V)  
 D<sub>H</sub> = Duty Cycle for TTL Inputs High  
 N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 f<sub>i</sub> = Input Frequency  
 N<sub>i</sub> = Number of Inputs at f<sub>i</sub>  
 All currents are in milliamps and all frequencies are in megahertz.

**PI74FCT16240T Switching Characteristics over Operating Range**

Parameters	Description	Conditions <sup>1)</sup>	16240T		16240AT		16240CT		16240DT		16240ET		Unit
			Com.		Com.		Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tPLH tPHL	Propagation Delay xAX to xYx	CL = 50 pF RL = 500Ω	1.5	8.0	1.5	4.8	1.5	4.3	1.5	3.6	1.5	3.2	ns
tPZH tPZL	Output Enable Time xOE to xAX or xYx		1.5	10.0	1.5	6.2	1.5	5.8	1.5	4.8	1.5	4.4	ns
tPHZ tPLZ	Output Disable Time <sup>3)</sup> xOE to xAX or xYx		1.5	9.5	1.5	5.6	1.5	5.2	1.5	4.0	1.5	4.0	ns
tsk(o)	Output Skew <sup>4)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	ns

**PI74FCT162240T Switching Characteristics over Operating Range**

Parameters	Description	Conditions <sup>1)</sup>	162240T		162240AT		162240CT		162240DT		162240ET		Unit
			Com.		Com.		Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tPLH tPHL	Propagation Delay xAX to xYx	CL = 50 pF RL = 500Ω	1.5	8.0	1.5	4.8	1.5	4.3	1.5	3.6	1.5	3.2	ns
tPZH tPZL	Output Enable Time xOE to xAX or xYx		1.5	10.0	1.5	6.2	1.5	5.8	1.5	4.8	1.5	4.4	ns
tPHZ tPLZ	Output Disable Time <sup>3)</sup> xOE to xAX or xYx		1.5	9.5	1.5	5.6	1.5	5.2	1.5	4.0	1.5	4.0	ns
tsk(o)	Output Skew <sup>4)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	ns

**PI74FCT162H240T Switching Characteristics over Operating Range**

Parameters	Description	Conditions <sup>1)</sup>	162H240T		162H240AT		162H240CT		162H240DT		162H240ET		Unit
			Com.		Com.		Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tPLH tPHL	Propagation Delay xAX to xYx	CL = 50 pF RL = 500Ω	1.5	8.0	1.5	4.8	1.5	4.3	1.5	3.6	1.5	3.2	ns
tPZH tPZL	Output Enable Time xOE to xAX or xYx		1.5	10.0	1.5	6.2	1.5	5.8	1.5	4.8	1.5	4.4	ns
tPHZ tPLZ	Output Disable Time <sup>3)</sup> xOE to xAX or xYx		1.5	9.5	1.5	5.6	1.5	5.2	1.5	4.0	1.5	4.0	ns
tsk(o)	Output Skew <sup>4)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	ns

**Notes:**

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.
4. Skew between any two outputs, of the same package, switch in the same direction.  
This parameter is guaranteed by design.