54ACT11648 . . . JT PACKAGE

D3458, MARCH 1990-REVISED OCTOBER 1990

- Inputs are TTL-Voltage Compatible
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Inverting Data Paths
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations
 Minimize High-Speed Switching Noise
- EPIC^{**} (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

These devices consist of bus transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Enable (\widehat{G}) and direction (DIR) pins are provided to control the transceiver functions. In the

transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control determines which bus will receive data when enable \overline{G} is active (low). In the isolation mode (control \overline{G} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The 54ACT11648 is characterized for operation over the full military temperature range of ~ 55°C to 125°C. The 74ACT11648 is characterized for operation from ~ 40°C to 85°C.

EPIC is a trademark of Texas Instruments Incorporated.

74ACT11648 . . . DW OR NT PACKAGE (TOP VIEW) 28 CAB G٢ A1 2 27 SAB 26 B1 A2[] 3 25 B2 A3[] 4 A4[] 5 24 B3 GND 6 23 B4 GND 🛮 7 22 VCC GND[]8 21 VCC GND[20 B5 9 19 B6 A5[10

A6[

A7[] 12 A8[] 13

DIR[] 14

11


54ACT11648 . . . FK PACKAGE (TOP VIEW)

18 B7

17 B8

16 CBA

15 SBA



UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to apselfications per the terms of Texas instruments atsndard warranty. Production processing does not necessarily include teating of all parameters.

Copyright © 1990, Texas Instruments Incorporated

D3458, MARCH 1990~REVISED OCTOBER 1990




FIGURE 1. BUS-MANAGEMENT FUNCTIONS

Pin numbers shown are for DW, JT, and NT packages.




FUNCTION TABLE

		11	NPUTS			DAT	A I/O	ODERATION OR EUNOTION
G	DIR	CAB	CBA	SAB	SBA	A1 THRU A8	BI THRU B8	OPERATION OR FUNCTION
Х	Х	Ť	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified†
Х	Х	×	†	×	×	Unspecified [†]	Input	Store B, A unspecified†
Н	X	†	Ť	×	×	Input	Input	Store A and B Data
Н	Х	H or L	H or L	×	X	Input	Input	Isolation, hold storage
L	L	X	X	×	L	Output	Input	Real-Time B Data to A Bus
L	L	X	H or L	×	н	Output	Input	Stored B Data to A Bus
L	Н	X	X	L	×	Input	Output	Real-Time A Data to B Bus
L	Н	H or L	X	н	×	Input	Output	Store A Data to B Bus

[†] The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

logic symbol‡

logic diagram (positive logic)



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, or NT packages.

D3458, MARCH 1990-REVISED OCTOBER 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} – 0).5 V to 7 V
Input voltage range, V ₁ (see Note 1) 0.5 V to V	CC + 0.5 V
Output voltage range, VO (see Note 1) 0.5 V to V	CC + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	. ± 20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	. ± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	. ± 50 mA
Continuous current through V _{CC} or GND pins	± 200 mA
Storage temperature range -65°	C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		54	54ACT11648		74ACT11648			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		.4	2			V
۷ _{JL}	Low-level input voltage			€0.8			0.8	٧
٧ı	Input voltage	0	- 6K	VCC	0		VCC	٧
٧o	Output voltage	0	7	Vcc	0		Vcc	V
¹ ОН	High-level output current	1 0	32	- 24			- 24	mA
¹ OL	Low-level output current	OKO.		24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns∕V
TA	Operating free-air temperature	- 55		125	- 40		85	°C



NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed

D3458 MARCH 1990-REVISED OCTOBER 1990

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				T,	A = 25°C	:	54AC	Γ11648	74ACT11648			
PAI	Control Inputs A or B ports‡	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			4.5 V	4.4			4.4		4.4			
Voн		Юн ≈ – 50 μА	5.5 V	5.4			5.4		5.4			
			4.5 V	3.94			3.7	_	3.8			
		IOH = ~ 24 mA	5.5 V	4.94			4.7		4.8		V	
		IOH = - 50 mA†	5.5 V				3.85					
		IOH = - 75 mA [†]	5.5 V				_		3.85			
			4.5 V			0.1		0.1		0.1		
		IOL = 50 μA	5.5 V			0.1		0.1		0.1	٧	
			4.5 V			0.36		0.5		0.44		
VOL		IOL = 24 mA	5.5 V			0.36	ري _ر	N 0.5		0.44		
		I _{OL} = 50 mA [†]	5.5 V				4,4	1.65				
		1 _{OL} = 75 mA [†]	5.5 V							1.65		
I	Control Inputs	VI = VCC or GND	5.5 V			± 0.1		± 1		± 1	μА	
loz	A or B ports‡	VI ≈ VCC or GND	5.5 V			± 0.5		± 10		± 5	μА	
lcc	•	VI = VCC or GND, IO = 0	5.5 V			8		160		80	μА	
^{∆l} CC [§]		One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1		1	mA	
Ċi	Control inputs	VI = VCC or GND	5 V		4.5	_					pF	
Cio	A or B ports	VI = VCC or GND	5 V	1	12						PI	

¹ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (see Note 2)

		TA = 25°C		54ACT11648		74ACT11648		דואט
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
fclock	Clock frequency	0	75	0	₹,75	0	75	MHz
tw	Pulse duration, CAB or CBA high or low	6.7		6,7	300	6.7		ns
t _{su}	Setup time, A before CAB† or B before CBA†	5		√ [?] .5	3.	5		ns
th	Hold time, A after CAB* or B after CBA*	2		਼ ₂		2		ns

NOTE 2. Load circuit and voltage waveforms are shown in Section 1.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage currrent.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V_{CC}.

D3458 MARCH 1990: REVISED OCTORER 1990.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V $_{\pm}$ 0.5 V (unless otherwise noted) (see Note 2)

DADAMETED	FROM	то		T _A = 25°C		54ACT	11648	74ACT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}			75			75		75		MHz
^t PLH	A or B	B or A	2.4	6.5	9.5	2.4	11.6	2.4	10.7	ns
[†] PHL	7016	D 01 A	4.4	8.5	11.3	4.4	13.8	4.4	12.7	115
[†] PZH	G	A or B	4.2	9.2	13	4.2	15.8	4.2	14.6	
^t PZL			4.3	9.8	13.9	4.3	16.9	4.3	15.6	ns
¹PHZ	Ĝ	A or B	5.7	8.7	11.3	5.7	12.9	5.7	12.2	ns
¹ PLZ		AUIB	5.3	8.1	10.5	5.3	12.1	5.3	11.4	
[†] PLH	CBA or CAB	A or B	5.2	9.4	12		5,14.9	5.2	13.7	ns
[†] PHL	CBAUICAB		6	10.5	13.5	. 6.	16.3	6	15.2	
tPLH	SAB or SBA†	A or B	4.7	8.6	11.3	4.8	14	4.7	12.9	ns
[†] PHL	(with A or B high)		3.8	8.6	12	3.8	14.3	3.8	13.4	
tPLH	SBA or SAB†	A or B	2.6	7.1	10.2	2.6	12.5	2.6	11.5	
[†] PHL	(with A or B low)	A Or B	5.4	9.7	12.6	5.4	15.2	5.4	14.1	ns
[†] PZH	DIR	A D	3.9	9.8	14.9	3.9	18.4	3.9	16.9	
†PZL]	A or B	3.9	10.8	15.1	3.9	18.7	3.9	17.2	ns
^t PHZ	DIR		4.5	8.2	10.6	4.5	12	4.5	11.5	ns
[†] PLZ	DIA	A or B	3.9	7.3	9.6	3.9	11.9	3.9	11.3	115

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1. operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	TYP	UNIT		
C .	Power dissipation capacitance per transceivers	Outputs enabled	C ₁ = 50 pF.	f = 1 MHz	61	ρF
⊆pd	r ower dissipation capacitance per transceivers	Outpute disabled	CL = 30 pr.	1 = 1 101/12	15	1 1

