



Integrated Device Technology, Inc.

CMOS STATIC RAM 16K (2K X 8 BIT)

IDT6116SA
IDT6116LA

FEATURES:

- High-speed access and chip select times
 - Military: 20/25/35/45/55/70/90/120/150ns (max.)
 - Commercial: 15/20/25/35/45ns (max.)
- Low-power consumption
- Battery backup operation
 - 2V data retention voltage (LA version only)
- Produced with advanced CMOS high-performance technology
- CMOS process virtually eliminates alpha particle soft-error rates
- Input and output directly TTL-compatible
- Static operation: no clocks or refresh required
- Available in standard 24-pin DIP, 24-pin Thin Dip and Plastic DIP, 28- and 32-pin LCC, 24-pin SOIC, 24-lead CERPACK and 24-pin SOJ
- Military product compliant to MIL-STD-833, Class B

DESCRIPTION:

The IDT6116SA/LA is a 16,384-bit high-speed static RAM organized as 2K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.


Access times as fast as 15ns are available. The circuit also offers a reduced power standby mode. When CS goes HIGH, the circuit will automatically go to, and remain in, a standby power mode, as long as CS remains HIGH. This capability provides significant system level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only 1 μ W to 4 μ W operating off a 2V battery.

All inputs and outputs of the IDT6116SA/LA are TTL-compatible. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT6116SA/LA is packaged in 24-pin 600 and 300 mil plastic or ceramic DIP, 28- and 32-pin leadless chip carriers, 24-lead CERPACK, and a 24-lead gull-wing SOIC, providing high board-level packing densities.

Military grade product is manufactured in compliance to the latest version of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is registered trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1992


PIN CONFIGURATIONS



DIP/SOIC/CERPACK/SOJ
TOP VIEW



28-PIN LCC
TOP VIEW



32-PIN LCC
TOP VIEW

5

PIN NAMES

A0-A10	Address	WE	Write Enable
I/O0 - I/O7	Data Input/Output	OE	Output Enable
CS	Chip Select	GND	Ground
Vcc	Power		

2954 tbt 01

CAPACITANCE (TA = +25°C, F = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
COUT	Output Capacitance	VOUT = 0V	8	pF

NOTE: 2954 tbt 02
1. This parameter is determined by device characterization, but is not production tested.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to + 70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to + 125	-65 to +135	°C
TSTG	Storage Temperature	-55 to + 125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	50	50	mA

NOTE: 2954 tbt 03
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2954 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5 ⁽²⁾	V
GND	Supply Ground	0	0	0	V
VIH	Input High Voltage	2.2	3.5	VCC + 0.5	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

2. VIN must not exceed Vcc + 0.5V.

2954 tbl 05

DC ELECTRICAL CHARACTERISTICS

VCC = 5.0V ± 10%

Symbol	Parameter	Test Conditions				DT6116SA		IDT6116LA		Unit
						Min.	Max.	Min.	Max.	
JLI	Input Leakage Current	VCC = Max.,	VIN = GND to VCC	MIL.	—	10	—	10	—	μA
JLO	Output Leakage Current	VCC = Max.	CS = VIH, VOUT = GND to VCC	MIL.	—	10	—	5	—	μA
VOL	Output Low Voltage	IOL = 8mA,	VCC = Min.	COM'L.	—	5	—	2	—	V
VOH	Output High Voltage	IOH = -4mA,	VCC = Min.	—	0.4	—	0.4	—	—	V

2954 tbl 06

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

VCC = 5.0V ± 10%, VLC = 0.2V, VHC = VCC - 0.2V

Symbol	Parameter	Power	6116SA15 ⁽²⁾ 6116LA15 ⁽²⁾		6116SA20 6116LA20		6116SA25 6116LA25		6116SA35 6116LA35		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
ICC1	Operating Power Supply Current, CS ≤ VIL, Outputs Open, VCC = Max., f = 0	SA	105	—	105	130	80	90	80	90	mA
		LA	95	—	95	120	75	85	75	85	
ICC2	Dynamic Operating Current, CS ≤ VIL, VCC = Max., Outputs Open, f = fMAX ⁽⁴⁾	SA	150	—	130	150	120	135	100	115	mA
		LA	140	—	120	140	110	125	95	105	
ISB	Standby Power Supply Current (TTL Level) CS ≥ VIH, VCC = Max., Outputs Open, f = fMAX ⁽⁴⁾	SA	40	—	40	50	40	45	25	35	mA
		LA	35	—	35	45	35	40	25	30	
ISB1	Full Standby Power Supply Current (CMOS Level), CS ≥ VHC, VCC = Max., VIN ≥ VHC or VIN ≤ VLC, f = 0	SA	2	—	2	10	2	10	2	10	mA
		LA	0.1	—	0.1	0.9	0.1	0.9	0.1	0.9	

2954 tbl 07

NOTES:

1. All values are maximum guaranteed values.

2. 0°C to +70°C temperature range only.

3. -55°C to +125°C temperature range only.

4. fMAX = 1/tRC, only address inputs are cycling at fMAX, f = 0 means address inputs are not changing.

DC ELECTRICAL CHARACTERISTICS ⁽¹⁾ (Continued)

V_{CC} = 5.0V ± 10%, VLC = 0.2V, VHC = V_{CC} - 0.2V

Symbol	Parameter	Power	6116SA45		6116SA55 ⁽³⁾		6116SA70 ⁽³⁾		6116SA90 ⁽³⁾		6116SA120 ⁽³⁾		6116SA150 ⁽³⁾		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I _{CC1}	Operating Power Supply Current, CS ≤ V _{IL} , Outputs Open, V _{CC} = Max., f = 0	SA	80	90	—	90	—	90	—	90	—	90	—	90	mA
		LA	75	85	—	85	—	85	—	85	—	85	—	85	mA
I _{CC2}	Dynamic Operating Current, CS ≤ V _{IL} , V _{CC} = Max., Outputs Open, f = f _{MAX} ⁽⁴⁾	SA	100	100	—	100	—	100	—	100	—	100	—	90	mA
		LA	90	95	—	90	—	90	—	85	—	85	—	85	mA
I _{SB}	Standby Power Supply Current (TTL Level) CS ≥ V _{IH} , V _{CC} = Max., Outputs Open, f = f _{MAX} ⁽⁴⁾	SA	25	25	—	25	—	25	—	25	—	25	—	25	mA
		LA	20	20	—	20	—	20	—	25	—	15	—	15	mA
I _{SB1}	Full Standby Power Supply Current (CMOS Level), CS ≥ V _H , V _{CC} = Max., V _{IN} ≥ V _{HC} or V _{IN} ≤ V _{LC} , f = 0	SA	2	10	—	10	—	10	—	10	—	10	—	10	mA
		LA	0.1	0.9	—	0.9	—	0.9	—	0.9	—	0.9	—	0.9	mA

NOTES:

- All values are maximum guaranteed values.
- 0°C to + 70°C temperature range only.
- 55°C to + 125°C temperature range only.
- f_{MAX} = 1/t_{RC}, only address inputs are toggling at f_{MAX}, f = 0 means address inputs are not changing.

2954 tbl 08

5


DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (LA VERSION ONLY) VLC = 0.2V, VHC = V_{CC} - 0.2V

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾ V _{CC} @		Max. V _{CC} @		Unit
					2.0V	3.0V	2.0V	3.0V	
V _{DR}	V _{CC} for Data Retention	—		2.0	—	—	—	—	V
I _{CCDR}	Data Retention Current	CS ≥ V _{HC}	MIL.	—	0.5	1.5	200	300	μA
			COM'L.	—	0.5	1.5	20	30	
t _{CDR} ⁽³⁾	Data Deselect to Data Retention Time	VIN ≥ V _{HC} or ≤ VLC		—	0	—	—	—	ns
t _R ⁽³⁾	Operation Recovery Time			t _{RC} ⁽²⁾	—	—	—	—	ns
I _L	Input Leakage Current			—	—	—	2	2	μA

NOTES:

- T_A = + 25°C
- t_{RC} = Read Cycle Time.
- This parameter is guaranteed by device characterization, but is not production tested.

2954 tbl 09

LOW V_{CC} DATA RETENTION WAVEFORM

2954 drw 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2954 tbt 10





Figure 1. AC Test Load

Figure 2. AC Test Load
(for t_{OLZ} , t_{CLZ} , t_{OHZ} ,
 t_{WHZ} , t_{CHZ} & t_{OW})

*Including scope and jig

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, All Temperature Ranges)

Symbol	Parameter	6116SA15 ⁽¹⁾ 6116LA15 ⁽¹⁾		6116SA20 6116LA20		6116SA25 6116LA25		6116SA35 6116LA35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE										
t _{RC}	Read Cycle Time	15	—	20	—	25	—	35	—	ns
t _{AA}	Address Access Time	—	15	—	19	—	25	—	35	ns
t _{ACS}	Chip Select Access Time	—	15	—	20	—	25	—	35	ns
t _{CLZ}	Chip Select to Output in Low-Z ⁽³⁾	5	—	5	—	5	—	5	—	ns
t _{OE}	Output Enable to Output Valid	—	10	—	10	—	13	—	20	ns
t _{OLZ}	Output Enable to Output in Low-Z ⁽³⁾	0	—	0	—	5	—	5	—	ns
t _{CHZ}	Chip Deselect to Output in High-Z ⁽³⁾	—	10	—	11	—	12	—	15	ns
t _{OHZ}	Output Disable to Output in High-Z ⁽³⁾	—	8	—	8	—	10	—	13	ns
t _{OH}	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
t _{PU}	Chip Select to Power-Up Time ⁽³⁾	0	—	0	—	0	—	0	—	ns
t _{PD}	Chip Deselect to Power-Down Time ⁽³⁾	—	15	—	20	—	25	—	35	ns

2954 tbl 11

5

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, All Temperature Ranges) (Continued)


Symbol	Parameter	6116SA45 6116LA45		6116SA55 ⁽²⁾ 6116LA55 ⁽²⁾		6116SA70 ⁽²⁾ 6116LA70 ⁽²⁾		6116SA90 ⁽²⁾ 6116LA90 ⁽²⁾		6116SA120 ⁽²⁾ 6116LA120 ⁽²⁾		6116SA150 ⁽²⁾ 6116LA150 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE														
t _{RC}	Read Cycle Time	45	—	55	—	70	—	90	—	120	—	150	—	ns
t _{AA}	Address Access Time	—	45	—	55	—	70	—	90	—	120	—	150	ns
t _{ACS}	Chip Select Access Time	—	45	—	50	—	65	—	90	—	120	—	150	ns
t _{CLZ}	Chip Select to Output in Low-Z ⁽³⁾	5	—	5	—	5	—	5	—	5	—	5	—	ns
t _{OE}	Output Enable to Output Valid	—	25	—	40	—	50	—	60	—	80	—	100	ns
t _{OLZ}	Output Enable to Output in Low-Z ⁽³⁾	5	—	5	—	5	—	5	—	5	—	5	—	ns
t _{CHZ}	Chip Deselect to Output in High-Z ⁽³⁾	—	20	—	30	—	35	—	40	—	40	—	40	ns
t _{OHZ}	Output Disable to Output in High-Z ⁽³⁾	—	15	—	30	—	35	—	40	—	40	—	40	ns
t _{OH}	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	5	—	ns

2954 tbl 12


NOTES:

- 0°C to + 70°C temperature range only.
- 55°C to + 125°C temperature range only.
- This parameter guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

TIMING WAVEFORM OF READ CYCLE NO. 1^(1, 3)




TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



NOTE:

1. \overline{WE} is HIGH for read cycle, $\overline{WE} \geq V_{IH}$.
2. Device is continuously selected, $\overline{CS} \leq V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition LOW.
4. Output enable is continuously active, $\overline{OE} \leq V_{IL}$.
5. Transition is measured $\pm 500\text{mV}$ from steady state.

TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)

NOTE:

1. WE is HIGH for read cycle, $\overline{WE} \geq V_{IH}$
2. Device is continuously selected, $\overline{CS} \leq V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition low.
4. $\overline{OE} \leq V_{IL}$.
5. Transition is measured $\pm 500\text{mV}$ from steady state.

5

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V ± 10%, All Temperature Ranges)

Symbol	Parameter	6116SA15 ⁽¹⁾ 6116LA15 ⁽¹⁾		6116SA20 6116LA20		6116SA25 6116LA25		6116SA35 6116LA35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE										
t _{WC}	Write Cycle Time	15	—	20	—	25	—	35	—	ns
t _{CW}	Chip Select to End-of-Write	13	—	15	—	17	—	25	—	ns
t _{AW}	Address Valid to End-of-Write	14	—	15	—	17	—	25	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	12	—	12	—	15	—	20	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t _{WHZ}	Write to Output in High-Z ⁽³⁾	—	7	—	8	—	16	—	20	ns
t _{DW}	Data to Write Time Overlap	12	—	12	—	13	—	15	—	ns
t _{DH}	Data Hold from Write Time ⁽⁴⁾	0	—	0	—	0	—	0	—	ns
t _{OOW}	Output Active from End-of-Write ^(3, 4)	0	—	0	—	0	—	0	—	ns

NOTES:

1. 0°C to +70°C temperature range only.
2. -55°C to +125°C temperature range only.
3. This parameter guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tOOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOOW.

2954 tbl 13

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V ± 10%, All Temperature Ranges)


Symbol	Parameter	6116SA45		6116SA55 ⁽²⁾		6116SA70 ⁽²⁾		6116SA90 ⁽²⁾		6116SA120 ⁽²⁾		6116SA150 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE														
t _{WC}	Write Cycle Time	45	—	55	—	70	—	90	—	120	—	150	—	ns
t _{CW}	Chip Select to End of Write	30	—	40	—	40	—	55	—	70	—	90	—	ns
t _{AW}	Address Valid to End of Write	30	—	45	—	65	—	80	—	105	—	120	—	ns
t _{AS}	Address Set-up Time	0	—	5	—	15	—	15	—	20	—	20	—	ns
t _{WP}	Write Pulse Width	25	—	40	—	40	—	55	—	70	—	90	—	ns
t _{WR}	Write Recovery Time	0	—	5	—	5	—	5	—	5	—	10	—	ns
t _{WHZ}	Write to Output in High-Z ⁽³⁾	—	25	—	30	—	35	—	40	—	40	—	40	ns
t _{DW}	Data to Write Time Overlap	20	—	25	—	30	—	30	—	35	—	40	—	ns
t _{DH}	Data Hold from Write Time ⁽⁴⁾	0	—	5	—	5	—	5	—	5	—	10	—	ns
t _{OW}	Output Active from End of Write ^(3,4)	0	—	0	—	0	—	0	—	0	—	0	—	ns

NOTES:

1. 0°C to +70°C temperature range only.
 2. -55°C to +125°C temperature range only.
 3. This parameter guaranteed with AC Load (Figure 2) by device characterization, but is not production tested.
 4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operation conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.


2954 rev 14

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (WE CONTROLLED TIMING) (1, 2, 5, 7)



NOTES:

- WE or CS must be HIGH during all address transitions.
- A write occurs during the overlap of a LOW CS and a LOW WE.
- t_{WR} is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
- During this period, the I/O pins are in the output state and the input signals must not be applied.
- If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state.
- Transition is measured $\pm 500\text{mV}$ from steady state.
- \overline{OE} is continuously HIGH. If \overline{OE} is LOW during a WE controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{DW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during a WE controlled write cycle, this requirement does not apply and the write pulse is the specified t_{WP} .

TIMING WAVEFORM OF WRITE CYCLE NO. 2, ($\overline{\text{CS}}$ CONTROLLED TIMING) ^(1, 2, 3, 5, 7)

2954 drw 11

NOTES:

1. WE or CS must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW CS and a LOW WE.
3. tWR is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
4. During this period, the I/O pins are in the output state and the input signals must not be applied.
5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state.
6. Transition is measured $\pm 500\text{mV}$ from steady state.
7. $\overline{\text{OE}}$ is continuously HIGH. If $\overline{\text{OE}}$ is LOW during a WE controlled write cycle, the write pulse width must be the larger of tWP or (tWH + tDW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If $\overline{\text{OE}}$ is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse is the specified tWP. For a CS controlled write cycle, $\overline{\text{OE}}$ may be LOW with no degradation to tCW.

TRUTH TABLE⁽¹⁾

Mode	CS	$\overline{\text{OE}}$	WE	I/O
Standby	H	X	X	High-Z
Read	L	L	H	DATAOUT
Read	L	H	H	High-Z
Write	L	X	L	DATAIN

NOTE:

1. H = VIH, L = VIL, X = Don't Care.

2954 tbl 15

ORDERING INFORMATION

