

# Octal registered transceiver with 5-volt tolerant inputs/outputs; damping resistor; 3-state

## 74LVC22952A 74LVCH22952A

### FEATURES

- 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC standard no. 8-1A.
- Inputs accept voltages upto 5.5V
- CMOS low power consumption
- Flow-through pin-out architecture
- 3-state outputs
- Direct interface with TTL levels
- Bushold on all data inputs (LVCH22952A only).
- Integrated 30Ω damping resistor.

### DESCRIPTION

The 74LVC(H)22952A is a low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC(H)22952A is an octal non-inverting registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bi-directional busses. Data applied to the inputs is entered and stored on the rising edge of the clock ( $CP_{nn}$ ) provided that the clock enable ( $\overline{CE}_{nn}$ ) is LOW. The data is then present at the 3-state output buffers, but is only accessible when the output enable input ( $\overline{OE}_{nn}$ ) is LOW. Data flow from A inputs to B outputs is the same as for B inputs to A outputs. The '22952A' is identical to the '22953A' but has non-inverting outputs.

### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25^\circ\text{C}$ ;  $t_r = t_f \leq 2.5$  ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
$t_{PHL}/t_{PLH}$	propagation delay $CP_{nn}$ to $A_n$ , $B_n$	$C_L = 50$ pF $V_{CC} = 3.3$ V	3.2	ns
$f_{max}$	maximum clock frequency		350	MHz
$C_I$	input capacitance		5.0	pF
$C_{VO}$	input/output capacitance		10	pF
$C_{PD}$	power dissipation capacitance per buffer	notes 1 and 2	35	pF

### Notes to the quick reference data

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):  
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  
 $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  
 $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.
2. The condition is  $V_i = \text{GND to } V_{CC}$ .

### ORDERING INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LVC(H)22952AD	24	SO24	plastic	SOT137-1
74LVC(H)22952ADB	24	SSOP24	plastic	SOT340-1
74LVC(H)22952APW	24	TSSOP24	plastic	SOT355-1

### PINNING

PIN	SYMBOL	NAME AND FUNCTION
8, 7, 6, 5, 4, 3, 2, 1	$B_0$ to $B_7$	B data inputs/outputs
12	GND	ground (0 V)
9, 15	$\overline{OE}_{AB}$ , $\overline{OE}_{BA}$	output enable inputs (active LOW)
10, 14	$CP_{AB}$ , $CP_{BA}$	clock inputs
11, 13	$\overline{CE}_{AB}$ , $\overline{CE}_{BA}$	clock enable inputs
16, 17, 18, 19, 20, 21, 22, 23	$A_0$ to $A_7$	A data inputs/outputs
24	$V_{CC}$	positive supply voltage

### FUNCTION TABLE for register $A_n$ or $B_n$

INPUTS			INTERNAL Q	OPERATING MODE
$A_n$ or $B_n$	$CP_{nn}$	$\overline{CE}_{nn}$		
X	X	H	NC	Hold data
L	↑	L	L	Load data
H	↑	L	H	Load data





H = HIGH voltage level    L = LOW voltage level    ↑ = Low-to-High transition    NC = no change  
 X = don't care    Z = high impedance OFF-state

### FUNCTION TABLE for output enable

INPUTS	INTERNAL Q	$A_n$ or $B_n$ OUTPUTS	OPERATING MODE
$\overline{OE}_{nn}$			
H	X	Z	disable outputs
L	L	L	enable outputs
L	H	H	enable outputs

Octal registered transceiver with 5-volt tolerant inputs/outputs; damping resistor; 3-state

74LVC22952A  
74LVCH22952A



Octal registered transceiver with 5-volt tolerant  
inputs/outputs; damping resistor; 3-state

74LVC22952A  
74LVCH22952A

**DC CHARACTERISTICS FOR 74LVC(H)22952A**

For the DC characteristics see chapter "LVC(H)-A family characteristics", section "Family specifications".  
I<sub>CC</sub> category: MSI

**AC CHARACTERISTICS FOR 74LVC(H)22952A**

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> ≤ 2.5 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)			UNIT	TEST CONDITIONS	
		-40 to +85				V <sub>CC</sub> (V)	WAVEFORMS
		MIN.	TYP.	MAX.			
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP <sub>BA</sub> , CP <sub>AB</sub> to A <sub>n</sub> , B <sub>n</sub>	-	-	-	ns	1.2 2.7 3.0 to 3.6	Figs 5, 8
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time OE <sub>BA</sub> , OE <sub>AB</sub> to A <sub>n</sub> , B <sub>n</sub>	-	-	-	ns	1.2 2.7 3.0 to 3.6	Figs 7, 8
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time OE <sub>BA</sub> , OE <sub>AB</sub> to A <sub>n</sub> , B <sub>n</sub>	-	-	-	ns	1.2 2.7 3.0 to 3.6	Figs 7, 8
t <sub>W</sub>	CP <sub>AB</sub> , CP <sub>BA</sub> pulse width, HIGH or LOW	3.3 3.3	-	-	ns	2.7 3.0 to 3.6	Fig. 5
t <sub>SU</sub>	set-up time, HIGH or LOW A <sub>n</sub> , B <sub>n</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>	-2.5 -2.5	-	-	ns	2.7 3.0 to 3.6	Fig. 6
t <sub>SU</sub>	set-up time, HIGH or LOW CE <sub>AB</sub> , CE <sub>BA</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>	2.5 2.5	-	-	ns	2.7 3.0 to 3.6	Fig. 6
t <sub>H</sub>	hold time A <sub>n</sub> , B <sub>n</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>	1.5 1.5	-	-	ns	2.7 3.0 to 3.6	Fig. 6
t <sub>H</sub>	hold time CE <sub>AB</sub> , CE <sub>BA</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>	1.5 1.5	-	-	ns	2.7 3.0 to 3.6	Fig. 6
f <sub>max</sub>	maximum clock pulse frequency	166 250	-	-	MHz	2.7 3.0 to 3.6	Fig. 6

**Notes:** All typical values are measured at T<sub>amb</sub> = 25 °C

\* Typical values are measured at V<sub>CC</sub> = 3.3 V.

Octal registered transceiver with 5-volt tolerant inputs/outputs; damping resistor; 3-state

74LVC22952A  
74LVCH22952A

AC WAVEFORMS




Fig. 5 Waveforms showing the clock input (CP<sub>BA</sub>, CP<sub>AB</sub>) to output ( $\bar{B}_n$ ,  $\bar{A}_n$ ) propagation delays, the clock pulse width and the maximum clock pulse frequency.




Fig. 6 Waveforms showing the set-up and hold times for the  $A_n$ ,  $B_n$  and  $\bar{C}\bar{E}_n$  inputs.

Note to Fig. 6

The shaded areas indicate when the input is permitted to change for predictable output performance.





Fig. 7 Waveforms showing the 3-state enable and disable times.

- Notes: (1)  $V_M = 0.6$  V at  $V_{CC} = 1.2$  V.  
 $V_M = 1.0$  V at  $V_{CC} = 2.0$  V.  
 $V_M = 1.5$  V at  $V_{CC} = 3.0$  V.  
 (2)  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the 3-state output load.



$V_{CC}$	$V_i$
< 2.7 V	$V_{CC}$
2.7 - 3.6 V	2.7 V

Test	$S_1$
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \cdot V_{CC}$
$t_{PHZ}/t_{PHL}$	GND

Fig. 8 Load circuitry for switching times.