



# 3.3V CMOS 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

**IDT74LVC16543A**

## FEATURES:

- Typical  $t_{SK(O)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range
- $V_{CC} = 2.7V$  to 3.6V, Extended Range
- CMOS power levels (0.4μW typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

## Drive Features for LVC16543A:

- High Output Drivers: ±24mA
- Reduced system switching noise

## APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems



## DESCRIPTION:

The LVC16543A 16-bit registered transceiver is built using advanced dual metal CMOS technology. This high-speed, low-power device can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable ( $\overline{LEAB}$  or  $\overline{LEBA}$ ) and output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) inputs are provided for each register to permit independent control in either direction of data flow. For example, the A-to-B enable ( $\overline{CEAB}$ ) must be low to enter data from the A port or to output data from the B port.  $\overline{LEAB}$  controls the latch function. When  $\overline{LEAB}$  is low, the latches are transparent. A subsequent low-to-high transition of  $\overline{LEAB}$  signal puts the A latches in the storage mode.  $\overline{OEAB}$  performs the output enable function on the B port. Data flow from the B port to the A port is similar but requires using  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.


All pins of this 16-bit latched transceiver can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVC16543A has been designed with a ±24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

## Functional Block Diagram



## PIN CONFIGURATION



SSOP/ TSSOP/ TVSOP  
TOP VIEW

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	6.5	8	pF
C <sub>I/O</sub>	I/O Port Capacitance	V <sub>IN</sub> = 0V	6.5	8	pF

LVC Link

### NOTE:

- As applicable to the device type.

## ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
V <sub>TERM</sub> <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
I <sub>OUT</sub>	DC Output Current	-50 to +50	mA
I <sub>IK</sub> I <sub>OK</sub>	Continuous Clamp Current, V <sub>I</sub> < 0 or V <sub>O</sub> < 0	-50	mA
I <sub>CC</sub> I <sub>SS</sub>	Continuous Current through each V <sub>CC</sub> or GND	±100	mA

LVC Link

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>CC</sub> terminals.
- All terminals except V<sub>CC</sub>.

## PIN DESCRIPTION

Pin Names	Description
x $\overline{\text{OEAB}}$	A-to-B Output Enable Input (Active LOW)
x $\overline{\text{OEBA}}$	B-to-A Output Enable Input (Active LOW)
x $\overline{\text{CEAB}}$	A-to-B Enable Input (Active LOW)
x $\overline{\text{CEBA}}$	B-to-A Enable Input (Active LOW)
x $\overline{\text{LEAB}}$	A-to-B Latch Enable Input (Active LOW)
x $\overline{\text{LEBA}}$	B-to-A Latch Enable Input (Active LOW)
xAx	A-to-B Data Inputs or B-to-A 3-State Outputs
xBx	B-to-A Data Inputs or A-to-B 3-State Outputs

## FUNCTION TABLE (each 8-bit section) (1, 2)

Inputs				Outputs
x $\overline{\text{CEAB}}$	x $\overline{\text{LEAB}}$	x $\overline{\text{OEAB}}$	xAx	xBx
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B <sub>0</sub> <sup>(3)</sup>
L	L	L	L	L
L	L	L	H	H

### NOTES:

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-Impedance
- A-to-B data flow is shown; B-to-A flow control is the same except using CEBA, LEBA, and OEBA.
- B<sub>0</sub> = Output level before the indicated steady-state input conditions were established.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
IIH IIL	Input Leakage Current	VCC = 3.6V	VI = 0 to 5.5V	—	—	±5	µA
IOZH IOZL	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	VO = 0 to 5.5V	—	—	±10	µA
IOFF	Input/Output Power Off Leakage	VCC = 0V, VIN or VO ≤ 5.5V		—	—	±50	µA
VIK	Clamp Diode Voltage	VCC = 2.3V, IIN = -18mA		—	-0.7	-1.2	V
VH	Input Hysteresis	VCC = 3.3V		—	100	—	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	VCC = 3.6V	VIN = GND or VCC	—	—	10	µA
			3.6 ≤ VIN ≤ 5.5V <sup>(2)</sup>	—	—	10	
ΔICC	Quiescent Power Supply Current Variation	One input at VCC - 0.6V other inputs at VCC or GND		—	—	500	µA

LVC Link

### NOTES:

1. Typical values are at VCC = 3.3V, +25°C ambient.
2. This applies in the disabled state only.

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	IOH = -0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	IOH = -6mA	2	—	
		VCC = 2.3V	IOH = -12mA	1.7	—	
		VCC = 2.7V		2.2	—	
		VCC = 3.0V		2.4	—	
		VCC = 3.0V	IOH = -24mA	2.2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	IOL = 0.1mA	—	0.2	V
		VCC = 2.3V	IOL = 6mA	—	0.4	
			IOL = 12mA	—	0.7	
		VCC = 2.7V	IOL = 12mA	—	0.4	
		VCC = 3.0V	IOL = 24mA	—	0.55	

LVC Link

### NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = -40°C to +85°C.

**OPERATING CHARACTERISTICS,  $V_{CC} = 3.3V \pm 0.3V$ ,  $T_A = 25^\circ C$** 

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per transceiver Outputs enabled	$C_L = 0pF$ , $f = 10MHz$	44	pF
CPD	Power Dissipation Capacitance per transceiver Outputs disabled		4	pF

**SWITCHING CHARACTERISTICS (1)**

Symbol	Parameter	$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Unit
		Min.	Max.	Min.	Max.	
tPLH	Propagation Delay	—	6.1	1.2	5.4	ns
tPHL	xAx to xBx or xBx to xAx					
tPLH	Propagation Delay	—	7.4	1.5	6.1	ns
tPHL	xLEBA or xLEAB to xAx or xBx					
tpZH	Output Enable Time	—	7.9	1.2	6.6	ns
tpZL	xCEBA or xCEAB to xAx or xBx					
tpZH	Output Enable Time	—	7.6	1	6.3	ns
tpZL	xOEBA or xOEAB to xAx or xBx					
tPHZ	Output Disable Time	—	7.1	1.5	6.6	ns
tPLZ	xCEBA or xCEAB to xAx or xBx					
tPHZ	Output Disable Time	—	6.9	1.5	6.3	ns
tPLZ	xOEBA or xOEAB to xAx or xBx					
tsu	Set-up Time, data before $\overline{CE} \uparrow$	1.1	—	1.1	—	ns
tsu	Set-up Time, data before $\overline{LE} \uparrow$ , $\overline{CE}$ LOW	1.1	—	1.1	—	ns
th	Hold Time, data after $\overline{CE} \uparrow$	1.9	—	1.9	—	ns
th	Hold Time, data after $\overline{LE} \uparrow$ , $\overline{CE}$ LOW	1.9	—	1.9	—	ns
tw	Pulse Duration, xLEAB or xLEBA, xCEAB or xCEBA LOW	3.3	—	3.3	—	ns
tsk(o)	Output Skew <sup>(2)</sup>	—	—	—	500	ps

**NOTES:**

1. See test circuits and waveforms.  $T_A = -40^\circ C$  to  $+85^\circ C$ .
2. Skew between any two outputs of the same package and switching in the same direction.


## TEST CIRCUITS AND WAVEFORMS:

### TEST CONDITIONS

Symbol	V <sub>CC</sub> (1) = 3.3V ± 0.3V	V <sub>CC</sub> (1) = 2.7V	V <sub>CC</sub> (2) = 2.5V ± 0.2V	Unit
V <sub>LOAD</sub>	6	6	2 x V <sub>CC</sub>	V
V <sub>IH</sub>	2.7	2.7	V <sub>CC</sub>	V
V <sub>T</sub>	1.5	1.5	V <sub>CC</sub> / 2	V
V <sub>LZ</sub>	300	300	150	mV
V <sub>HZ</sub>	300	300	150	mV
C <sub>L</sub>	50	50	30	pF

LVC Link

### TEST CIRCUITS FOR ALL OUTPUTS



LVC Link

#### DEFINITIONS:

C<sub>L</sub> = Load capacitance: includes jig and probe capacitance.  
R<sub>T</sub> = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>F</sub> ≤ 2.5ns; t<sub>R</sub> ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>F</sub> ≤ 2ns; t<sub>R</sub> ≤ 2ns.

### SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	V <sub>LOAD</sub>
Disable High Enable High	GND
All Other tests	Open

LVC Link

### OUTPUT SKEW - t<sub>SK</sub>(x)




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

LVC Link

#### NOTES:


1. For t<sub>SK</sub>(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t<sub>SK</sub>(b) OUTPUT1 and OUTPUT2 are in the same bank.

### PROPAGATION DELAY



LVC Link

### ENABLE AND DISABLE TIMES




LVC Link

#### NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

### SET-UP, HOLD, AND RELEASE TIMES



LVC Link

### PULSE WIDTH



LVC Link

