CDC9843 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS

SCAS559B - DECEMBER 1995 - REVISED APRIL 1996

- Provides System Clock Solution for Pentium™/82430HX/82430VX and PentiumPro 82440FX Chipsets
- Four Host-Clock Outputs With Programmable Frequency (50 MHz, 60 MHz, and 66 MHz)
- Six PCI Clock Outputs at Half-CPU Frequency
- One 48-MHz Universal Serial Bus (USB)
 Clock Output
- One 24-MHz Floppy Controller Output
- Two 14.318-MHz Reference Clock Outputs
- All Output Clock Frequencies Derived From Single 14.31818-MHz Crystal Input
- LVTTL-Compatible Inputs and Outputs
- Internal Loop Filters for Phase-Lock Loops Eliminate the Need for External Components
- Operates at 3.3-V V_{CC}
- Packaged in Plastic Small-Outline Package

-	(TOP VIEW)							
v _{cc} [, U	28	REF0					
X1[2	27	REF1					
X2 [3	26] v _{cc}					
GND[4	25	SBCLK					
OE [5	24] FCCLK					
HCLK0[6	23	GND					
HCLK1[7	22] PCLK0					
V _{CC} [8	21	PCLK1					
HCLK2[9	20] v _{cc}					
HCLK3[10	19	PCLK2					
GND[11	18	PCLK3					
SEL1[12	17] GND					
SEL0[13	16	PCLK4					
v _{cc} [14	15	PCLK5					

DW PACKAGE

description

The CDC9843 is a high-performance clock synthesizer/driver that generates the system clocks necessary to support Pentium™/82430HX/82430VX and PentiumPro 82440FX chipsets. Four host-clock outputs (HCLKn) are programmable to one of three frequencies (50 MHz, 60 MHz, or 66 MHz) via the SEL0 and SEL1 control inputs. Six PCI-clock outputs (PCLKn) are half the frequency of CPU clock outputs and are delayed 1 ns to 4 ns from the rising edge of the CPU clock. In addition, a universal serial bus (USB) clock output at 48 MHz (SBCLK), a floppy controller clock at 24 MHz (FCCLK), and two 14.318-MHz reference clock outputs (REF0, REF1) are provided.

All output frequencies are generated from a 14.318-MHZ crystal input. A reference clock input can be provided at the X1 input instead of a crystal input.

Two phase-locked loops (PLLs) are used to generate the host clock frequency and the 48-MHz clock frequency. On-chip loop filters and internal feedback eliminate the need for external components. The PCI-clock frequency and floppy controller frequency are derived directly from the host-clock frequency and USB frequency, respectively. The PLL circuit can be bypassed in the test mode (i.e., SEL0 = SEL1 = H) to distribute a test clock provided at the X1 input.

The host- and PCI-clock outputs provide low-skew/low-jitter clock signals for reliable clock operation. All outputs are 3 state and are enabled via OE.

Because the CDC9843 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at the X1, as well as following any changes to the OE or SELn inputs.

Pentium is a trademark of Intel Corporation.

CDC9843 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS SCASS69B - DECEMBER 1995 - REVISED APRIL 1996

CIL	M	\sim T	ION	TA	21	

OE	SEL0	SEL1	X1	HCLKn	PCLKn	REFn	SBCLK	FCCLK
L	Х	Х	14.318 MHz	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
н	L	L	14.318 MHz	50 MHz	25 MHz	14.318 MHz	48 MHz	24 MHz
Н	L	н	14.318 MHz	60 MHz	30 MHz	14.318 MHz	48 MHz	24 MHz
н	н	L	14.318 MHz	66 MHz	33 MHz	14.318 MHz	48 MHz	24 MHz
н	н	н	TCLKT	TCLK/2	TCLK/4	TCLK	TCLK/4	TCLK/8

[†] TCLK is a test-clock input at the X1 input during test mode.

functional block dlagram OE _5 28 REFO X2 3 osc X1 _2 27 REF1 25 SBCLK ÷2 24 FCCLK 6 HCLKO 48 MHz 7 HCLK1 PLL 9 HCLK2 **CPU CLK** 10 HCLK3 PLL 15 PCLK5 16 PCLK4 SEL0 13 Select 18 PCLK3 Logic SEL1 12 19 PCLK2 21 PCLK1 22 PCLK0

CDC9843 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS

SCAS559B - DECEMBER 1995 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance state or power-off state,	
V _O (see Note 1)0.5 V	to V _{CC} + 0.5 V
Current into any output in the low state, Io	16 mA
Input clamp current, I _{IK} (V _I < 0)	18 mA
Output clamp current, I _{OK} (V _O < 0)	50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2)	TBD
Storage temperature range, T _{stq}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	3.135	3.6	V
VιΗ	High-level input voltage	2		٧
VIL	Low-level input voltage		0.8	٧
VĮ	Input voltage	0	VCC	٧
ЮН	High-level output current	·	-8	mA
loL	Low-level output current		8	mA
TA	Operating free-air temperature	0	70	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP#	MAX	UNIT
VIK	V _{CC} = 3.135 V,	lj = -18 mA				-1.2	٧
Voн	V _{CC} = 3.135 V,	I _{OH} = -8 mA		2.5			٧
VOL	V _{CC} = 3.135 V ₁	I _{OL} = 8 mA				0.4	V
lj .	V _{CC} = 3.6 V,	V _I = V _{CC} or GND				±1	μΑ
loz	$V_{CC} = 3.6 \text{ V},$	VO = VCC or GND				±10	μА
1	V _{CC} = 3.6 V,	IO = 0,	Outputs enabled§			50	mA
1CC	VI = VCC or GND		Outputs disabled			1	mA
Ci	VI = VCC or GND				6		рF
Co	V ₁ = V _{CC} or GND	•			6		рF

[‡] All typical values are at V_{CC} = 3.3 V.



The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

[§] Device in normal operating mode with no load on outputs

CDC9843 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS

SCAS559B - DECEMBER 1995 - REVISED APRIL 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN MAX	UNIT
	After SEL1, SEL0	5	
Stabilization time†	After OE↑	5	ms
abilization time†	After power up	5	1

[†] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at X1. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.

switching characteristics (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	то (оитрит)		V _{CC} = 3.135 V to 3.6 V, T _A = 0°C to 70°C		UNIT
				MIN	MAX	
			HCLKn		200	ps
^t Skew [‡]			PCLKn		400	ps
Offset [‡]	HCLKn		PCLKn	1	4	ns
+			HCKLn		±250	ps
Jitter [‡]			PCKLn		±350	ps
Duty cycle [‡]			Any output	45%	55%	
		···	SEL0 = L, SEL1 = L	20		ns
		HCKLn	SEL0 = L, SEL1 = H	16.7		ns
			SEL0 = H, SEL1 = L	15	-	ns
tc‡			SEL0 = L, SEL1 = L	40		ns
		PCLKn	SEL0 = L, SEL1 = H	33.3		ns
			SEL0 = H, SEL1 = L	30		ns
. +6			HCLKn		2	
t _r ‡§			PCKLn		2	ns
. +c			HCKLn		2	
t ₁ ‡§		PCLKn			2	ns

^{\$} Specifications are applicable only after the PLL stabilization time has elapsed.

[§] Rise and fall times are characterized using the load circuits shown in Figure 1.

SCAS559B - DECEMBER 1995 - REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION CLOCK DRIVER CIRCUITS



NOTES: A. Ct includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5 \text{ ns.}$ $t_f \leq 2.5 \text{ ns.}$
- C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




Figure 2. Waveforms for Calculation of t_{Skew} and t_{offset}