SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

• Trimmed Offset Voltage:

TLC27L9 . . . 900 μ V Max at 25°C, V_{DD} = 5 V

- Input Offset Voltage Drift . . . Typically
 0.1 μV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over Specified Temperature Range:

0°C to 70°C . . . 3 V to 16 V -40°C to 85°C . . . 4 V to 16 V -55°C to 125°C . . . 4 V to 16 V


- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail (C-Suffix, I-Suffix Types)
- Ultra-Low Power . . . Typically 195 µW at 25°C, V_{DD} = 5 V
- Output Voltage Range includes Negative Rail
- High Input Impedance . . . 10¹² Ω Typ
- ESD-Protection Circuitry
- Small-Outline Package Option Also Available in Tape and Reel
- Designed-In Latch-Up Immunity


description

The TLC27L4 and TLC27L9 quad operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, extremely low power, and high gain.


These devices use Texas instruments silicon-gate LinCMOS™ technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.

The extremely high input impedance, low bias currents, and low-power consumption make these cost-effective devices ideal for high-gain, low- frequency, low-power applications. Four offset voltage grades are available (C-suffix and l-suffix types), ranging from the low-cost TLC27L4 (10 mV) to the high-precision TLC27L9 (900 μV). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.






FK PACKAGE (TOP VIEW)



NC - No internal connection


DISTRIBUTION OF TLC27L9 INPUT OFFSET VOLTAGE



LinCMOS is a trademark of Texas Instruments Incorporated.

8961724 0106660 T19







SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

description (continued)

In general, many features associated with bipolar technology are available on LinCMOS™ operational amplifiers, without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC27L4 and TLC27L9. The devices also exhibit low voltage single-supply operation and ultra-low power consumption, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.

A wide range of packaging options is available, including small-outline and chip-carrier versions for high-density system applications.

The device inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up.

The TLC27L4 and TLC27L9 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C. Method 3015.2; however, care should be exercised in handling these devices, as exposure to ESD may result in the degradation of the device parametric performance.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The M-suffix devices are characterized for operation from -55°C to 125°C.

AVAILABLE OPTIONS

			PA	CKAGED DEVIC	ES		CHIP
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	TSSOP (PW)	FORM (Y)
	900 μV	TLC27L9CD	_	_	TLC27L9CN	_	_
0°C to 70°C	2 mV	TLC27L4BCD	_	_	TLC27L4BCN	_	_
00.0700	5 mV	TLC27L4ACD	-	_	TLC27L4ACN	_	_
	10 mV	TLC27L4CD			TLC27L4CN	TLC27L4CPW	TLC27L4Y
	900 μV	TLC27L9ID	_		TLC27L9IN	_	-
-40°C to 85°C	2 mV	TLC27L4BID	_	_	TLC27L4BIN	_	_
-40 C 10 65 C	5 mV	TLC27L4AID			TLC27L4AIN		_
•	10 mV	TLC27L4ID	_	_	TLC27L4IN	_	_
-55°C to 125°C	900 μV	TLC27L9MD	TLC27L9MFK	TLC27L9MJ	TLC27L9MN	_	
-35 C to 125 C	10 mV	TLC27L4MD	TLC27L4MFK	TLC27L4MJ	TLC27L4MN		


The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC27L9CDR).



8961724 0106661 955

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

equivalent schematic (each amplifier)






SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

TLC27L4Y chip information

These chips, when properly assembled, display characteristics similar to the TLC27L4C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	±V _{DD} –0.3 V to V _{DD}
Input current, I _I	±5 mA
Output current, IO (each output)	±30 mA
Total current into V _{DD}	45 mA
Total current out of GND	
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
A CONTRACTOR OF THE CONTRACTOR	
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature, T _A : C suffix	
•	0°C to 70°C
Operating free-air temperature, TA: C suffix	
Operating free-air temperature, T _A : C suffix	
Operating free-air temperature, T _A : C suffix	
Operating free-air temperature, T _A : C suffix	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

- 2. Differential voltages are at IN+ with respect to IN-.
- The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW	_
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
N	1575 mW	12.6 mW/°C	1008 mW	819 mW	_
PW	700 mW	5.6 mW/°C	448 mW		

recommended operating conditions

		C S	JFFIX	I SUI	FFIX	M SU	FFIX	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	CINIT
Supply voltage, V _{DD}		3	16	4	16	4	16	٧
C	V _{DD} = 5 V	-0.2	3.5	-0.2	3.5	0	3.5	V
Common-mode input voltage, V _{IC}	V _{DD} = 10 V	-0.2	8.5	-0.2	8.5	0	8.5	V
Operating free-air temperature, TA		0	70	-40	85	-55	125	°C



8961724 0106664 664 📟

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER		TEST CON	IDITIONS	TAT	TI.	.C27L4(.C27L4/ .C27L46 .C27L9(AC BC	UNIT
						MIN	TYP	MAX]
		TLC27L4C	V _O = 1.4 V,	V _{IC} = 0,	25°C		1,1	10	
		12027240	$R_S = 50 \Omega$,	R _L = 1 MΩ	Full range			12	mV
		TLC27L4AC	$V_0 = 1.4 V$	$V_{IC} = 0$,	25°C		0.9	5] ""•
VIO	Input offset voltage	120212	$R_S = 50 \Omega$	R _L = 1 MΩ	Full range			6.5	
10	par olloot rollago	TLC27L4BC	$V_0 = 1.4 V$,	$V_{IC} = 0$,	25°C		240	2000	
		120272130	$R_S = 50 \Omega$	R _L = 1 MΩ	Full range			3000	μV
		TLC27L9C	$V_0 = 1.4 V$	$V_{IC} = 0$,	25°C		200	900	μν
		1LOZ/L90	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			1500]
αVIO	Average temperature co- offset voltage	efficient of input			25°C to 70°C		1.1		μV/°C
lio	Input offset current (see	Note 4)	V- 25V	V 05V	25°C		0.1		
10	input onset current (see	Note 4)	$V_{O} = 2.5 \text{ V},$	$V_{IC} = 2.5 V$	70°C		7	300	рA
1	Innut bigg ourset (see N	-t- 4)	W- 05W		25°C		0.6		
lВ	Input bias current (see N	ole 4)	V _O = 2.5 V,	$V_{IC} = 2.5 V$	70°C		40	600	pΑ
V	Common mode input vol	tage range			25°C	-0.2 to 4	-0.3 to 4.2		٧
VICR	(see Note 5)				Full range	-0.2 to 3.5			٧
					25°C	3.2	4.1		
۷он	High-level output voltage		V _{ID} = 100 mV,	$R_L = 1 M\Omega$	0°C	3	4.1		V
					70°C	3	4.2		
					25°C		0	50	
v_{OL}	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	IOL = 0	0°C		0	50	mV
					70°C		0	50	
	Laura dan Laura				25°C	50	520		
AVD	Large-signal differential v amplification	oitage	$V_O = 2.5 \text{ V to 2 V},$	$R_L = 1 M\Omega$	0°C	50	680		V/mV
					70°C	50	380		
					25°C	65	94		
CMRR	Common-mode rejection	ratio	V _{IC} = V _{ICR} min		0°C	60	95		dB
					70°C	60	95		
	0				25°C	70	97		•
ksvr	Supply-voltage rejection ((ΔVDD/ΔVIO)	ratio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V _O = 1.4 V	0°C	60	97		dB
					70°C	60	98		
			V- 054	V. 6534	25°C		40	68	-
lDD	Supply current (four ampl	ifiers)	V _O = 2.5 V, No load	VIC = 2.5 V,	0°C		, 48	84	μΑ
			· · · · · · ·		70°C		31	56	

† Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



8961724 0106665 5TO **III**

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, V_{DD} = 10 V (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS	τ _A †	TL TL	C27L4C C27L4A C27L4E C27L9C	C C	UNIT
						MIN	TYP	MAX	
		TLC27L4C	V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	
		11.0271.40	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			12	mV
		TLC27L4AC	V _O = 1.4 V,	V _{IC} = 0,	25°C		0.9	5	IIIV
V	Innut offeet velters	TLO27L4AC	$R_S = 50 \Omega$	$R_L = 1 M\Omega$	Full range			6.5	
VIO	Input offset voltage	TLC27L4BC	V _O = 1.4 V,	V _{IC} = 0,	25°C		260	2000	
		1102/1460	$R_S = 50 \Omega$	$R_L = 1 M\Omega$	Full range			3000	μV
		TI C271.0C	V _O = 1.4 V,	V _{IC} = 0,	25°C		210	1200	μν
ļ		TLC27L9C	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			1900	
ανιο	Average temperature co input offset voltage	efficient of			25°C to 70°C		1		μV/°C
		N	N. 51	V - 5 V	25°C		0.1		
ΙΙΟ	Input offset current (see	Note 4)	V _O = 5 V,	$V_{IC} = 5 V$	70°C		7	300	pΑ
		1	.,		25°C		0.7		
IВ	Input bias current (see N	lote 4)	$V_O = 5 V$	$V_{IC} = 5 V$	70°C		50	600	pΑ
	Common-mode input vo	Itage range			25°C	-0.2 to 9	-0.3 to 9.2		٧
VICR	(see Note 5)	nago rango			Full range	-0.2 to 8.5			V
					25°C	8	8.9		
VOH	High-level output voltag	е	$V_{ID} = 100 \text{ mV},$	$R_L \approx 1 M\Omega$	0°C	7.8	8.9		V
					70°C	7.8	8.9		1
					25°C		0	50	
VOL	Low-level output voltage	e	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	0°C		0	50	mV
					70°C		0	50	1
					25°C	50	870		
AVD	Large-signal differential amplification	voltage	$V_{O} = 1 \text{ V to 6 V},$	$R_L = 1 M\Omega$	0°C	50	1020		V/mV
	ampilication				70°C	50	660		
					25°C	65	97		
CMRR	Common-mode rejection	n ratio	V _{IC} = V _{ICR} min		0°C	60	97		dB
					70°C	60	97		<u> </u>
					25°C	70	97		
ksvr	Supply-voltage rejection $(\Delta V_{DD}/\Delta V_{IO})$	n ratio	V _{DD} = 5 V to 10 V,	$V_0 = 1.4 \ V$	0°C	60	97		dB
1	(AADDIAAIO)				70°C	60	98]
					25°C	1	57	92	
IDD	Supply current (four am	plifiers)	V _O = 5 V, No load	$V_{IC} = 5 V$	0°C		72	132	μА
			110 load		70°C		44	80	1

† Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



8961724 0106666 437

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	TAT	Ti Ti	.C27L4I .C27L4 <i>I</i> .C27L4I .C27L9I	41 31	UNIT
						MIN	TYP	MAX	
		TLC27L4I	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		1.1	10	
		1027211	$R_S = 50 \Omega$	$R_L = 1 M\Omega$	Full range			13	mV
•		TLC27L4AI	$V_{O} = 1.4 \text{ V},$	$V_{IC} = 0$,	25°C		0.9	5] ''' '
VIO	Input offset voltage		$R_S = 50 \Omega$,	R _L = 1 MΩ	Full range			7	
10		TLC27L4BI	$V_0 = 1.4 V$	$V_{IC} = 0$,	25°C		240	2000	
			$R_S = 50 \Omega$,	R _L = 1 MΩ	Full range			3500	μν
1		TLC27L9I	V _O = 1.4 V,	$V_{IC} = 0$,	25°C		200	900	μ,
			$R_S = 50 \Omega$	R _L = 1 MΩ	Full range			2000	
αVIO	Average temperature co offset voltage	efficient of input			25°C to 85°C		1.1		μV/°C
	Input offset current (see	Note 4))/a = 2 E \/	V 0.5.V	25°C		0.1		
9	input onset current (see	Note 4)	V _O = 2.5 V,	$V_{IC} = 2.5 V$	85°C		24	1000	pΑ
l.n	Input bias current (see N	lete 4\	V- 25V	V- 05V	25°C		0.6		
IB	input bias current (see n	iole 4)	V _O = 2.5 V,	$V_{IC} = 2.5 V$	85°C		200	2000	рA
	Common-mode input vo	Itage range			25°C	-0.2 to 4	-0.3 to 4.2		٧
VICR	(see Note 5)				Full range	-0.2 to 3.5			٧
					25°C	3.2	4.1		
۷он	High-level output voltage	•	V _{ID} = 100 mV,	$R_L \approx 1 M\Omega$	-40°C	3	4.1		٧
					85°C	3	4.2		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	-40°C		0	50	mV
					85°C		0	50	
					25°C	50	480		
Avd	Large-signal differential v amplification	voltage	$V_0 = 0.25 \text{ V to 2 V},$	$R_L = 1 M\Omega$	-40°C	50	900		V/mV
	p				85°C	50	330		
					25°C	65	94		
CMRR	Common-mode rejection	ratio	V _{IC} = V _{ICR} min		-40°C	60	95		dB
					85°C	60	95		
	Ourant contract of				25°C	70	97		
ksvr	Supply-voltage rejection (ΔVDD/ΔVIO)	ratio	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 \text{ V}$	-40°C	60	97		dB
	(=:00:210)				85°C	60	98		
			V- 05V		25°C		39	68	
IDD	Supply current (four amp	lifiers)	V _O = 2.5 V, No load	$V_{IC} = 2.5 V$,	-40°C		62	108	μА
					85°C		29	52	ļ

† Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



8961724 0106667 373 📟

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, V_{DD} = 10 V (unless otherwise noted)

	PARAMETER		TEST COND	ITIONS	Τ _Α †	TL TL	.C27L4I .C27L4A .C27L4E .C27L9I		UNIT
						MIN	TYP	MAX	
		TLC27L4I	V _O = 1.4 V,	V _{1C} = 0,	25°C		1.1	10	
		11.027141	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			13	
		TLC27L4AI	V _O = 1.4 V,	V _{IC} = 0,	25°C		0.9	5	m y
V	lanut offert velters	TLC2/L4AI	R _S = 50 Ω,	$R_L = 1 M\Omega$	Full range			7	
V _{IO}	Input offset voltage	TLC27L4BI	V _O = 1.4 V,	V _{{C} = 0,	25°C		260	2000	
		ILC2/L4BI	$R_S = 50 \Omega$	$R_L = 1 M\Omega$	Full range			3500	μV
		TLC27L9I	V _O = 1.4 V,	V _{IC} = 0,	25°C		210	1200	μ ν
		TLC27L9I	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			2900	
αVIO	Average temperature co offset voltage	efficient of input			25°C to 85°C		1		μV/°C
		N-1- 4\	W- 5W	V - EV	25°C		0.1		- 1
ΙO	Input offset current (see	Note 4)	V _O = 5 V,	$V_{IC} = 5 V$	85°C		26	1000	pA
1		I_+_ 4\	V- EV)/:- E)/	25°C		0.7		- ^
ΙΒ	Input bias current (see N	lote 4)	V _O = 5 V,	V _{IC} =.5 V	85°C		220	2000	pΑ
	Common-mode input vo	Itana ranna			25°C	-0.2 to 9	-0.3 to 9.2		٧
VICR	(see Note 5)	mage range			Full range	-0.2 to 8.5			٧
					25°C	8	8.9		
Vон	High-level output voltage	9	V _{ID} = 100 mV,	$R_L = 1 M\Omega$	-40°C	7.8	8.9		V
					85°C	7.8	8.9		1
					25°C		0	50	
VOL	Low-level output voltage	9	$V_{ID} = -100 \text{ mV},$	10L = 0	-40°C		0	50	m∨
					85°C		0	50]
					25°C	50	800		
AVD	Large-signal differential amplification	voltage	$V_O = 1 \text{ V to 6 V},$	$R_L = 1 M\Omega$	-40°C	50	1550		V/mV
	ampinioanon				85°C	50	585		1
					25°C	65	97		}
CMRR	Common-mode rejectio	n ratio	$V_{IC} = V_{ICR}min$		-40°C	60	97		d₿
					85°C	60	98		
	Cumply vales as as is a first	- vatio			25°C	70	97		
ksvr	Supply-voltage rejection (ΔVDD/ΔVIO)	1 TauO	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 V$	-40°C	60	97		dB
	, 5010/				85°C	60	98		
			\\\\	V.+ 5.V	25°C		57	92	
IDD	Supply current (four arr	plifiers)	V _O = 5 V, No load	$V_{IC} = 5 V$	-40°C		98	172	μА
ſ					85°C		40	72	

[†]Full range is -40°C to 85°C.



8961724 0106668 20T |

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

^{5.} This range also applies to each input individually.

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	TAT		.C27L4I .C27L9I		UNIT
						MIN	TYP	MAX	
		TLC27L4M	V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	
VIO	Input offset voltage	TEO27E4W	$R_S = 50 \Omega$	$R_L = 1 M\Omega$	Full range			12	mV
10	mpar onder rollage	TLÇ27L9M	V _O = 1.4 V,	V _{IC} = 0,	25°C		200	900	
		1002120101	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			3750	μV
αΝΙΟ	Average temperature coef offset voltage	ficient of input			25°C to 125°C		1.4		μV/°C
10	Input offset current (see N	ote 4)	V _O = 2.5 V,	V _{IC} = 2.5 V	25°C		0.1		pΑ
10	mpat onset current (see 14	ote 4)	V() = 2.5 V,	VIC = 2.5 V	125°C		1.4	15	nA
l _{IB}	Input bias current (see No	to 4)	V _O = 2.5 V,	V _{IC} = 2.5 V	25°C		0.6		pА
.1D	impar bias carrent (see 140		V() = 2.5 V,	V C = 2.5 V	125°C		9	35	nA
V _{ICR}	Common-mode input volta	ge range			25°C	-0.2 to 4	-0.3 to 4.2		٧
TICH	(see Note 5)				Full range	-0.2 to 3.5			٧
					25°C	3.2	4.1		
Vон	High-level output voltage		$V_{1D} = 100 \text{ mV},$	$R_L = 1 M\Omega$	-55°C	3	4.1		٧
					125°C	3	4.2		
					25°C		0	50	
v_{OL}	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	IOL = 0	−55°C		0	50	mV
					125°C		0	50	
	Large-signal differential vol	L			25°C	50	480		
A_{VD}	amplification	tage	$V_O = 0.25 \text{ V to 2 V},$	$R_L = 1 M\Omega$	−55°C	25	950		V/mV
			· · · · · · · · · · · · · · · · · · ·		125°C	25	200		
					25°C	65	94		
CMRR	Common-mode rejection ra	atio	$V_{IC} = V_{ICR}min$		−55°C	60	95		dB
					125°C	60	85		
	Supply-voltage rejection ra	tio			25°C	70	97		
ksvr	(ΔVDD/ΔVIO)	uo	$V_{DD} = 5 V \text{ to } 10 V,$	$V_0 = 1.4 \text{ V}$	−55°C	60	97		dB
					125°C	60	98		
			V- 05V	·	25°C		39	68	
DD	Supply current (four amplifi	ers)	V _O = 2.5 V, No load	$V_{IC} = 2.5 V,$	−55°C		69	120	μΑ
					125°C		27	48	

† Full range is -55°C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



8961724 0106669 146

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, V_{DD} = 10 V (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS	TA [†]		C27L4N C27L9N		UNIT
						MIN	TYP	MAX	
		TI 0071 414	V _O = 1.4 V,	V _{IC} = 0,	25°C		1.1	10	mV
		TLC27L4M	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			12	mv
VIO	Input offset voltage	TI CO71 014	V _O = 1.4 V,	V _{IC} = 0,	25°C		210	1200	
		TLC27L9M	$R_S = 50 \Omega$,	$R_L = 1 M\Omega$	Full range			4300	μV
αΝΙΟ	Average temperature coe input offset voltage	fficient of			25°C to 125°C		1.4		μV/°C
1.	l	I-4- 4\	V- 5V	\/ F \/	25°C		0.1		рA
ΙO	Input offset current (see N	iote 4)	V _O = 5 V,	V _{IC} = 5 V	125°C		1.8	15	nA
		4- 4)	V- 5V	V 5 V	25°C		0.7		рA
lв	Input bias current (see No	ote 4)	V _O = 5 V,	$V_{IC} = 5 V$	125°C		10	35	nΑ
	Common-mode input volt	age range			25°C	0 to 9	-0.3 to 9.2		٧
VICR	(see Note 5)				Full range	0 to 8.5			٧
					25°C	8	8.9		
Vон	High-level output voltage		V _{ID} = 100 mV,	$R_L = 1 M\Omega$	-55°C	7.8	8.8		V
					125°C	7.8	9		1
					25°C		0	50	
VOL	Low-level output voltage		$V_{1D} = -100 \text{ mV},$	$IO\Gamma = 0$	−55°C		0	50	m∨
					125°C	l	0	50	
					25°C	50	800		
AVD	Large-signal differential v amplification	roltage	$V_0 = 1 \text{ V to 6 V},$	$R_L = 1 M\Omega$	−55°C	25	1750		V/mV
	ampilioation				125°C	25	380		
				•	25°C	65	97		
CMRR	Common-mode rejection	ratio	V _{IC} = V _{ICR} min		-55°C	60	97		dB
					125°C	60	91		
	0				25°C	70	97		_
ksvr.	Supply-voltage rejection (ΔVDD/ΔViO)	rauo	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	$V_0 = 1.4 V$	−55°C	60	97		dB
	. 55.=-10/				125°C	60	98		
			V- EV	\(\(\frac{1}{2}\) = \(\frac{1}{2}\)	25°C	\	57	92	-1
lDD	Supply current (four amp	olifiers)	VO = 5 V, No load	AIC = 2A'	−55°C	ļ	111	192	μΑ
			1		125°C		35	60	}

† Full range is -55°C to 125°C.

NOTES: 4. The typical values of input bias current and Input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.



8961724 0106670 968 📟

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, V_{DD} = 5 V, T_A = 25°C (unless otherwise noted)

ĺ	PARAMETER	TEST CON	DITIONS	TI	LC27L4	1	LIAUT
	· AGAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
Vю	Input offset voltage	$V_O = 1.4 \text{ V},$ R _S = 50 Ω ,	V _{IC} = 0, R _L = 1 MΩ		1.1	10	mV
ανιο	Average temperature coefficient of input offset voltage	T _A = 25°C to 70°C			1.1		μV/°C
lю	Input offset current (see Note 4)	$V_{O} = 2.5 \text{ V},$	V _{IC} = 2.5 V		0.1		pΑ
lв	Input bias current (see Note 4)	V _O = 2.5 V,	V _{IC} = 2.5 V	Ţ	0.6		pΑ
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 4	-0.3 to 4.2	-	V -
Vон	High-level output voltage	V _{ID} = 100 mV,	R _L = 1 MΩ	3.2	4.1		V
v_{OL}	Low-level output voltage	$V_{ID} = -100 \text{ mV},$	IOL = 0		0	50	mV
AVD	Large-signal differential voltage amplification	$V_O = 0.25 \text{ V to 2 V},$	R _L = 1 MΩ	50	520		V/mV
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICR} min		65	94		dB
ksvr	Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	$V_{DD} = 5 \text{ V to } 10 \text{ V},$	V _O = 1.4 V	70	97		dB
lDD	Supply current (four amplifiers)	V _O = 2.5 V, No load	V _{IC} = 2.5 V,		40	68	μΑ

electrical characteristics at specified free-air temperature, V_{DD} = 10 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	TI	LINUT		
	PANAMETER	lesi con	MIN	TYP	MAX	UNIT	
۷ _{IO}	Input offset voltage	V _O = 1.4 V, R _S = 50 Ω,	V _{IC} = 0, R _L = 1 MΩ		1.1	10	mV
ανιο	Average temperature coefficient of input offset voltage	T _A = 25°C to 70°C			1		μV/°C
lio	Input offset current (see Note 4)	V _O = 5 V,	V _{IC} = 5 V	1	0.1		pА
Iв	Input bias current (see Note 4)	V _O = 5 V,	V _{IC} = 5 V	1	0.7		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to	-0.3 to 9.2		٧
۷он	High-level output voltage	V _{ID} = 100 mV,	R _L = 1 MΩ	8	8.9		V
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$	I _{OL} = 0		0	50	mV
AVD	Large-signal differential voltage amplification	$V_0 = 1 \text{ V to 6 V},$	R _L = 1 MΩ	50	870		V/mV
CMRR	Common-mode rejection ratio	VIC = VICRmin		65	97		dB
ksvr	Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	V _{DD} = 5 V to 10 V,	V _O = 1.4 V	70	97		dB
ממ ^ו	Supply current (four amplifiers)	V _O = 5 V, No load	V _{IC} = 5 V,		57	92	μΑ

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.

5. This range also applies to each input individually.

TEXAS

8961724 0106671 8T4 **=**

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

PARAMETER		METER TEST CONDITIONS		PARAMETER TEST CONDITIONS T _A		T _A	T.	LC27L4 LC27L4 LC27L4 LC27L9	AC BC	UNIT
			1	25°C		0.03				
			V _{IPP} = 1 V	0°C		0.04				
		$R_L = 1 M\Omega$,		70°C		0.03		146.4		
SR	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.03		V/μs		
		Josef Iguio 1	V _{IPP} = 2.5 V	0°C		0.03				
			1	70°C		0.02		1		
V _n	Equivalent input noise voltage	f = 1 kHZ, See Figure 2	$R_S = 20 \Omega$,	25°C		70		nV/√Hz		
				25°C		5				
Вом	Maximum output-swing bandwidth		C _L = 20 pF, See Figure 1	0°C		6		kHz		
		TIL = 1 WISE,	See Figure 1	70°C		4.5				
				25°C		85				
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF$,	0°C		100		kHz		
		3 See Figure 3		70°C		65				
				25°C		34°				
φm	Phase margin	$V_{l} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	f = B ₁ , See Figure 3	0°C		36°				
'''		[SL - 20 pr,	500guio 0	70°C		30°		1		

operating characteristics at specified free-air temperature, V_{DD} = 10 V

PARAMETER		PARAMETER TEST CONDITIONS		TA	TLC27L4C TLC27L4AC TLC27L4BC TLC27L9C			UNIT			
					MIN	TYP	MAX				
				25°C		0.05					
		1	V _{IPP} = 1 V	0°C		0.05					
SR	Clay rate at unity gain	$R_L = 1 M\Omega$,	[70°C		0.04		V/μs			
on	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.04		ν /μδ			
			V _{IPP} = 5.5 V	0°C	Ī	0.05	ļ				
				70°C		0.04					
v _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$,	25°C		70		nV/√Hz			
		$V_O = V_{OH},$ $R_L = 1 M\Omega,$		25°C		1					
ВОМ	Maximum output-swing bandwidth						0°C		1.3		kHz
			See Figure 1	70°C		0.9					
		1		25°C		110					
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 pF$,	0°C		125		kHz			
		Gee riguie o		70°C		90					
		V 40 -V		25°C		38°					
φm	Phase margin	V _I = 10 mV, C _L = 20 pF,		0°C		40°					
		JE = 20 pr.,	222 . Igaio 0	70°C		34°]			

TEXAS INSTRUMENTS

8961724 0106672 730 1

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

operating characteristics at specified free-air temperature, V_{DD} = 5 V

	PARAMETER	TEST CO	TEST CONDITIONS		TLC27L4I TLC27L4AI TLC27L4BI TLC27L9I			UNIT
					MIN	TYP	MAX	1
				25°C		0.03		
			V _{IPP} = 1 V	-40°C		0.04]
SR	Slew rate at unity gain	$R_L = 1 M\Omega$		85°C		0.03	***] ,,, .
	Olew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.03	-	V/μs
			V _{IPP} = 2.5 V	-40°C		0.04		1
				85°C		0.02		1
٧n	Equivalent input noise voltage	f = 1 HZ, See Figure 2	$R_S = 20 \Omega$,	25°C		70		nV/√Hz
			C _L = 20 pF, See Figure 1	25°C		5		
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1 M\Omega$,		-40°C		7		kHz
		11 = 1 10132,		85°C		4		
			_	25°C		85		
В1	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	$C_L = 20 \text{ pF},$	-40°C		130		kHz
		occ i iguie o		85°C		55		
	Phase margin	14 40 14		25°C		34°		
φm		V _I = 10 mV, C _L = 20 pF,	f = B ₁ , See Figure 3	−40°C	°C 38°			
		1 - 20		85°C		28°		

operating characteristics at specified free-air temperature, V_{DD} = 10 V

	PARAMETER TEST CONDITIONS		T _A	TLC27L4I TLC27L4AI TLC27L4BI TLC27L9I			UNIT	
					MIN	TYP	MAX	
ł				25°C		0.05		
			V _{IPP} = 1 V	-40°C		0.06		j
SR	Slew rate at unity gain	$R_L = 1 M\Omega$,		85°C		0.03] ,,,
"	See Figure 1		25°C		0.04		V/μs	
			V _{IPP} = 2.5 V	40°C		0.05]
				85°C		0.03		1
v _n	Equivalent input noise voltage	f = 1 HZ, See Figure 2	$R_S = 20 \Omega$,	25°C		70		nV/√ Hz
				25°C		1		
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_I = 1 M\Omega$,	C _L = 20 pF, See Figure 1	−40°C	l'	1.4		kHz
		7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Ose i iguie i	85°C		0.8		
İ		., .,		25°C		110		
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	-40°C	155			kHz
				85°C		80		
		V 10 V	4 D	25°C		38°		
φm	Phase margin	V _I ≃ 10 mV, C _I = 20 pF,	f = B ₁ , See Figure 3	-40°C		42°		
				85°C		32°		

8961724 0106673 677 🖿



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$

	PARAMETER	TEST CO	NDITIONS	TA	TLC27L4 TLC27L		UNIT	
					MIN TYP	MAX	l	
-				25°C	0.03]	
			V ₁ PP = 1 V	−55°C	0.04]	
		$R_L = 1 M\Omega$,	1	125°C	0.02		V/μs	
SR	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C	0.03] ν/μ5	
		V _I pp = 2.5 V -55°C 125°C	0.04					
						125°C	0.02	
v _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$,	25°C	70		nV/√Hz	
		$V_O = V_{OH}$, $R_L = 1 M\Omega$,	H, CL = 20 pF, See Figure 1	25°C	5			
ВОМ	Maximum output-swing bandwidth			−55°C	8		kHz	
		TL = 1 14122,		125°C	3			
				25°C	85			
B ₁	Unity-gain bandwidth	$V_1 = 10 \text{ mV}, \qquad C_L = 20 \text{ pF},$ See Figure 3	$C_L = 20 pF$,	−55°C	140		kHz	
'	,		3	125°C	45]	
			. 5	25°C	34°			
φm	Phase margin			−55°C	39°]	
				125°C	25°		1	

operating characteristics at specified free-air temperature, V_{DD} = 10 V

PARAMETER		TEST CO	ONDITIONS	TA		LC27L4 LC27L9		UNIT
				, î	MIN T		MAX	
				25°C		0.05		
			V _{IPP} = 1 V	-55°C		0.06		
		$R_L = 1 M\Omega$	125°C		0.03		V/μs	
SR	Slew rate at unity gain	C _L = 20 pF, See Figure 1		25°C		0.04		V/μS
	V _{IPP} = 5.5 V -55°C		0.06					
ļ				125°C		0.03		
v _n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$,	25°C		70		nV/√ Hz
				25°C		1		
ВОМ	Maximum output-swing bandwidth	VO = VOH, RL = 1 MΩ,	$C_L = 20 \text{ pF},$ Ω , See Figure 1	-55°C		1.5		kHz
		⊓[= 1 lVi32,		[= 1 14132, Obe 1 19410 1	125°C		0.7	
				25°C		110		
B ₁	Unity-gain bandwidth V _I = 10 mV, See Figure 3	$C_L = 20 pF$,	−55°C		165		kHz	
'		3 90 Figure 3		125°C		70]
<u> </u>	Phase margin			25°C		38°		
φm		V _I = 10 mV, C _L = 20 pF,	t = B ₁ , See Figure 3	-55°C		43°		
'''		OL = 20 Pr. Gee Figure 3	125°C		29°]	



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

operating characteristics, $V_{DD} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	TEST CONDITIONS			TLC27L4Y		
<u> </u>		1251 00				MAX	UNIT	
SR	Slew rate at unity gain	$R_L = 1 M\Omega$, $C_L = 20 pF$,	V _{IPP} = 1 V		0.03		\((-	
		See Figure 1	V _{IPP} = 2.5 V		0.03		V/μs	
٧n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$,		70		nV/√Hz	
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH},$ $R_L = 1 M\Omega,$	C _L = 20 pF, See Figure 1		5		kHz	
В1	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,	-	85		kHz	
φm	Phase margin	V _I = 10 mV, C _L = 20 pF,	f = B ₁ , See Figure 3		34°			

operating characteristics, $V_{DD} = 10 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST CONDITIONS		TLC27L4Y			
			1251 CONDITIONS			MAX	UNIT	
SR	Slew rate at unity gain	$R_L = 1 M\Omega$, $C_L = 20 pF$,	V _{IPP} = 1 V		0.05		144	
		See Figure 1	V _{IPP} = 5.5 V		0.04		V/μs	
٧n	Equivalent input noise voltage	f = 1 kHz, See Figure 2	$R_S = 20 \Omega$,		70	_	nV/√Hz	
Вом	Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1 M\Omega$,	C _L = 20 pF, See Figure 1		1		kHz	
B ₁	Unity-gain bandwidth	V _I = 10 mV, See Figure 3	C _L = 20 pF,		110		kHz	
φm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	f = B ₁ , See Figure 3		38°			

8961724 0106675 44T 🖿



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLC27L4 and TLC27L9 are optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.




Figure 1. Unity-Gain Amplifier




Figure 2. Noise-Test Circuit




Figure 3. Gain-of-100 Inverting Amplifier



3-685

■ 8961724 0106676 386 |

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLC27L4 and TLC27L9 operational amplifiers, attempts to measure the input bias current can result in erroneous readings. The bias current at normal room ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 4). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution: many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 4. Isolation Metal Around Device Inputs (J and N packages)

low-level output voltage

To obtain low-supply-voltage operation, some compromise was necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to Figures 14 through 19 in the Typical Characteristics of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance, which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.



8961724 0106677 212 1

SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 1. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 5). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.



Figure 5. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	6, 7
αVIO	Temperature coefficient	Distribution	8, 9
Voн	High-level output voltage	vs High-level output current vs Supply voltage vs Free-air temperature	10, 11 12 13
VOL	Low-level output voltage	vs Common-mode input voltage vs Differential input voltage vs Free-air temperature vs Low-level output current	14, 15 16 17 18, 19
AVD	Differential voltage amplification	vs Supply voltage vs Free-air temperature vs Frequency	20 21 32, 33
IB/IO	Input bias and input offset current	vs Free-air temperature	22
V _{IC}	Common-mode input voltage	vs Supply voltage	23
IDD	Supply current	vs Supply voltage vs Free-air temperature	24 25
SR	Slew rate	vs Supply voltage vs Free-air temperature	26 27
	Normalized slew rate	vs Free-air temperature	28
V _{O(PP)}	Maximum peak-to-peak output voltage	vs Frequency	29
В1	Unity-gain bandwidth	vs Free-air temperature vs Supply voltage	30 31
^{\$} m	Phase margin	vs Supply voltage vs Free-air temperature vs Capacitive loads	34 35 36
Vn	Equivalent input noise voltage	vs Frequency	37
ф	Phase shift	vs Frequency	32, 33

■ 8961724 O106679 O95 **■**



TYPICAL CHARACTERISTICS




Figure 6




Figure 8

DISTRIBUTION OF TLC27L4 INPUT OFFSET VOLTAGE




Figure 7

DISTRIBUTION OF TLC27L4 AND TLC27L9 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT




Figure 9

8961724 0106680 807



TYPICAL CHARACTERISTICS†




Figure 10



HIGH-LEVEL OUTPUT VOLTAGE SUPPLY VOLTAGE




Figure 12

HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT




Figure 11

HIGH-LEVEL OUTPUT VOLTAGE FREE-AIR TEMPERATURE




Figure 13

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS†




Figure 16



Figure 17

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICST




Figure 18

3 V_{ID} = -1 V V_{IC} = 0.5 V T_A = 25°C V_{DD} = 16 V V_{DD} = 10 V

LOW-LEVEL OUTPUT VOLTAGE


LOW-LEVEL OUTPUT CURRENT

Figure 19

10

a





15

IOL - Low-Level Output Current - mA

20

30




Figure 21

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TYPICAL CHARACTERISTICS†

INPUT BIAS CURRENT AND INPUT OFFSET CURRENT FREE-AIR TEMPERATURE 10000 V_{DD} = 10 V IB and In - Input Bias and Offset Currents - pA V_{IC} = 5 V See Note A 1000 100 lio 10 1 0.1 25 65 85 105 125 45

NOTE A: The typical values of input bias current and input offset current below 5 pA were determined mathematically.



- Free-Air Temperature - °C



COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT vs




Figure 23

SUPPLY CURRENT vs FREE-AIR TEMPERATURE





Figure 25

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICST



75 100 125

TA - Free-Air Temperature - °C

Figure 28



0.1

10

f - Frequency - kHz

Figure 29

100

-75 -50 -25

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS†




Figure 30

Figure 31

LARGE-SIGNAL DIFFERENTIAL VOLTAGE **AMPLIFICATION AND PHASE SHIFT**




Figure 32

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS!

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





Figure 33







Figure 35

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

TYPICAL CHARACTERISTICS



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

APPLICATION INFORMATION

single-supply operation

While the TLC27L4 and TLC27L9 perform well using dual power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This design includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 3 V (C-suffix types), thus allowing operation with supply levels commonly available for TTL and HCMOS; however, for maximum dynamic range, 16-V single-supply operation is recommended.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. A resistive voltage divider is usually sufficient to establish this reference level (see Figure 38). The low input bias current of the TLC27L4 and TLC27L9 permits the use of very large resistive values to implement the voltage divider, thus minimizing power consumption.

The TLC27L4 and TLC27L9 work well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 39); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, high-frequency applications may require RC decoupling.




Figure 38. Inverting Amplifier With Voltage Reference

8961724 0106689 T34

single-supply operation (continued)




Figure 39. Common Versus Separate Supply Rails

input characteristics

The TLC27L4 and TLC27L9 are specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD}-1\ V$ at $T_A=25^\circ C$ and at $V_{DD}-1.5\ V$ at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLC27L4 and TLC27L9 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias current requirements, the TLC27L4 and TLC27L9 are well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 4 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 40).


The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.

noise performance


The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLC27L4 and TLC27L9 result in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than $50 \text{ k}\Omega$, since bipolar devices exhibit greater noise currents.



noise performance (continued)



v₁ ____ v₀



(a) NONINVERTING AMPLIFIER

(b) INVERTING AMPLIFIER


(c) UNITY-GAIN AMPLIFIER

Figure 40. Guard-Ring Schemes


output characteristics

The output stage of the TLC27L4 and TLC27L9 is designed to sink and source relatively high amounts of current (see typical characteristics). If the output is subjected to a short-circuit condition, this high current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.


All operating characteristics of the TLC27L4 and TLC27L9 were measured using a 20-pF load. The devices drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding a small amount of resistance in series with the load capacitance alleviates the problem.




(a) C_L = 20 pF, R_L = NO LOAD



(b) $C_L = 260 pF$, $R_L = NO LOAD$




(c) C_L = 310 pF, R_L = NO LOAD




(d) TEST CIRCUIT

Figure 41. Effect of Capacitive Loads and Test Circuit



output characteristics (continued)

Although the TLC27L4 and TLC27L9 possess excellent high-level output voltage and current capability, methods for boosting this capability are available, if needed. The simplest method involves the use of a pullup resistor (Rb) connected from the output to the positive supply rail (see Figure 42). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60 Ω and 180 Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output occurs. Second, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.



v_c

Figure 42. Resistive Pullup to Increase VOH

Figure 43. Compensation for Input Capacitance

feedback


Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, some caution is appropriate. Most oscillation problems result from driving capacitive loads (discussed previously) and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.

electrostatic discharge protection

The TLC27L4 and TLC27L9 incorporate an internal electrostatic discharge (ESD) protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices, as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC27L4 and TLC27L9 inputs and outputs were designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not, by design, be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μF typical) located across the supply rails as close to the device as possible.



SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

APPLICATION INFORMATION

latch-up (continued)

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.





Figure 44. Multivibrator




NOTE: $V_{DD} = 5 \text{ V to } 16 \text{ V}$

Figure 45. Set/Reset Flip-Flop


8961724 0106693 465





NOTE: VDD = 5 V to 12 V

Figure 46. Amplifier With Digital Gain Selection




NOTE: V_{DD} = 5 V to 16 V

Figure 47. Full-Wave Rectifier

8961724 0106694 371 |


SLOS053C - OCTOBER 1987 - REVISED AUGUST 1994

APPLICATION INFORMATION



NOTE: Normalized to F_C = 1 kHz and R_L = 10 $k\Omega$

Figure 48. Two-Pole Low-Pass Butterworth Filter



NOTE: $V_{DD} = 5 \text{ V to } 16 \text{ V}$ $V_{O} = \frac{R2}{R1} (V_{1B} - V_{1A})$

Figure 49. Difference Amplifier