Document Title

512Kx8 Bit High Speed Static RAM(5V Operating), Revolutionary Pin out. Operated at Commercial, Extended and Industrial Temperature Ranges.

Revision History

RevNo.	<u>History</u>			Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with I	Design Target.		Jun. 14th, 1996	Design Target
Rev. 0.5	0.2. Delete 12ns po 0.3. Relax D.C and with the test co 0.3.1. Insert loo increase	n Target to Preliminary. art but add 17ns part. A.C parameters and insert	. , ,	Sep. 16th, 1996	Preliminary
Rev. 1.0	1.3. Update D.C pa Items Icc 1.4. Add the test co 1.5. Add timing diag	nary. rameter with the test condition	Updated spec. (15/17/20ns part) 170/165/160mA V±5% at 25°C.	Jun. 5th, 1997	Final
Rev. 2.0	2.1 Add extended a	and industrial temperature ra	ange parts.	Jun. 5th, 1997	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



512K x 8 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 15,17,20ns(Max.)
- Low Power Dissipation

Standby (TTL) : 50mA(Max.) (CMOS) : 10mA(Max.)

Operating K6R4008C1A-15:170mA(Max.) K6R4008C1A-17:165mA(Max.) K6R4008C1A-20:160mA(Max.)


- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration

K6R4008C1A-J: 36-SOJ-400

ORDERING INFORMATION

K6R4008C1A-C15/C17/C20	Commercial Temp.
K6R4008C1A-E15/E17/E20	Extended Temp.
K6R4008C1A-I15/I17/I20	Industrial Temp.


FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The K6R4008C1A is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The K6R4008C1A uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4008C1A is packaged in a 400mil 36-pin plastic SOJ.

PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
Ao - A18	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection



K6R4008C1A-C, K6R4008C1A-E, K6R4008C1A-I CMOS SRAM

ABSOLUTE MAXIMUM RATINGS*

Paran	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		VIN, VOUT	-0.5 to 7.0	V
Voltage on Vcc Supply Relat	ive to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature	Storage Temperature		-65 to 150	°C
Operating Temperature	Commercial	ТА	0 to 70	°C
	Extended	ТА	-25 to 85	°C
	Industrial	Та	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.2	-	Vcc+0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

^{*} The above parameters are also guaranteed at extended and industrial temperature ranges.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	I⊔	Vin=Vss to Vcc	-2	2	μΑ	
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT=VSS to VCC	-2	2	μΑ	
Operating Current	Icc	Min. Cycle, 100% Duty 15ns		-	170	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	17ns	-	165	
		20ns		-	160	
Standby Current	Isb	Min. Cycle, CS=Vін	Min. Cycle, CS=VIH		50	mA
	ISB1	f=0MHz, CS≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V		-	10	mA
Output Low Voltage Level	Vol	IoL=8mA	-	0.4	V	
Output High Voltage Level	Vон	IoH=-4mA		2.4	-	V

 $^{^{\}star}\,$ The above parameters are also guaranteed at extended and industrial temperature ranges.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

^{*} Capacitance is sampled and not 100% tested.



^{**} VIL(Min) = -2.0V a.c(Pulse Width ≤ 10ns) for I ≤ 20mA

^{***} $V_{IH}(Max) = V_{CC} + 2.0V$ a.c (Pulse Width ≤ 10 ns) for $I \leq 20$ mA.


AC CHARACTERISTICS(TA=0 to 70°C, VCC=5.0V±10%, unless otherwise noted.)

TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

^{*} The above parameters are also guaranteed at extended and industrial temperature ranges.

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



^{*} Including Scope and Jig Capacitance

READ CYCLE*

Davassatas	Symbol	K6R400	K6R4008C1A-15 K6R400		8C1A-17	K6R400	6R4008C1A-20	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	15	-	17	-	20	-	ns
Address Access Time	tAA	-	15	-	17	-	20	ns
Chip Select to Output	tco	-	15	-	17	-	20	ns
Output Enable to Valid Output	toE	-	7	-	8	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	7	0	8	0	9	ns
Output Disable to High-Z Output	tonz	0	7	0	8	0	9	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	15	-	17	-	20	ns

^{*} The above parameters are also guaranteed at extended and industrial temperature ranges.



K6R4008C1A-C, K6R4008C1A-E, K6R4008C1A-I CMOS SRAM


WRITE CYCLE*

Parameter	Symbol	K6R400	8C1A-15	K6R4008C1A-17		K6R4008C1A-20		Unit
Parameter		Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	15	-	17	-	20	-	ns
Chip Select to End of Write	tcw	12	-	13	-	14	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	12	-	13	-	14	-	ns
Write Pulse Width(OE High)	twp	12	-	13	-	14	-	ns
Write Pulse Width(OE Low)	tWP1	15	-	17	-	20	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	7	0	8	0	9	ns
Data to Write Time Overlap	tow	8	-	9	-	10	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns


^{*} The above parameters are also guaranteed at extended and industrial temperature ranges.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)






K6R4008C1A-C, K6R4008C1A-E, K6R4008C1A-I CMOS SRAM


NOTES(READ CYCLE)

- 1. $\overline{\text{WE}}$ is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tнz and toнz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voн or VoL levels.
- 4. At any given temperature and voltage condition, thz(Max.) is less than ttz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{\text{CS}}=\text{V}_{\text{IL}}$.
- 7. Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE = Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)





K6R4008C1A-C, K6R4008C1A-E, K6R4008C1A-I **CMOS SRAM**

TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low $\overline{\text{CS}}$ and $\overline{\text{WE}}$. A write begins at the latest transition $\overline{\text{CS}}$ going low and $\overline{\text{WE}}$ going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If $\overline{\text{OE}}$, $\overline{\text{CS}}$ and $\overline{\text{WE}}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.

 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
Н	X	Χ*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	Х	Write	Din	Icc

^{*} X means Don't Care.



PACKAGE DIMENSIONS

Units:millimeters/Inches

36-SOJ-400

