

2Mb Ultra-Low Power Asynchronous CMOS SRAM

256K × 8 bit

Overview

The N02L083WC2A is an integrated memory device containing a 2 Mbit Static Random Access Memory organized as 262,144 words by 8 bits. The device is designed and fabricated using AMI Semiconductor's advanced CMOS technology to provide both high-speed performance and ultra-low power. The device operates with two chip enable ($\overline{CE1}$ and $\overline{CE2}$) controls and output enable (\overline{OE}) to allow for easy memory expansion. The N02L083WC2A is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device can operate over a very wide temperature range of -40°C to +85°C and is available in JEDEC standard packages compatible with other standard 256Kb x 8 SRAMs


Features

- **Single Wide Power Supply Range**
2.3 to 3.6 Volts
- **Very low standby current**
2.0µA at 3.0V (Typical)
- **Very low operating current**
2.0mA at 3.0V and 1µs (Typical)
- **Very low Page Mode operating current**
0.8mA at 3.0V and 1µs (Typical)
- **Simple memory control**
Dual Chip Enables ($\overline{CE1}$ and $\overline{CE2}$)
Output Enable (\overline{OE}) for memory expansion
- **Low voltage data retention**
V_{CC} = 1.8V
- **Very fast output enable access time**
30ns \overline{OE} access time
- **Automatic power down to standby mode**
- **TTL compatible three-state output driver**
- **RoHS Compliant**

Product Family

Part Number	Package Type	Operating Temperature	Power Supply (V _{CC})	Speed	Standby Current (I _{SB}), Typical	Operating Current (I _{CC}), Typical
N02L083WC2AT	32 - TSOP I	-40°C to +85°C	2.3V - 3.6V	55ns @ 2.7V 70ns @ 2.3V	2 µA	2 mA @ 1MHz
N02L083WC2AN	32 - STSOP I					
N02L083WC2AT2	32 - TSOP I Green					
N02L083WC2AN2	32 - STSOP I Green					


Pin Configuration



Pin Descriptions

Pin Name	Pin Function
A ₀ -A ₁₇	Address Inputs
\overline{WE}	Write Enable Input
$\overline{CE1}$, $\overline{CE2}$	Chip Enable Input
\overline{OE}	Output Enable Input
I/O ₀ -I/O ₇	Data Inputs/Outputs
V _{CC}	Power
V _{SS}	Ground

Functional Block Diagram



Functional Description

$\overline{CE1}$	$CE2$	\overline{WE}	\overline{OE}	I/O ₀ - I/O ₇	MODE	POWER
H	X	X	X	High Z	Standby ¹	Standby
X	L	X	X	High Z	Standby ¹	Standby
L	H	L	X ²	Data In	Write ²	Active
L	H	H	L	Data Out	Read	Active
L	H	H	H	High Z	Active	Active

1. When the device is in standby mode, control inputs (\overline{WE} and \overline{OE}), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

2. When \overline{WE} is invoked, the \overline{OE} input is internally disabled and has no effect on the circuit.

Capacitance¹

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C _{IN}	V _{IN} = 0V, f = 1 MHz, T _A = 25°C		8	pF
I/O Capacitance	C _{I/O}	V _{IN} = 0V, f = 1 MHz, T _A = 25°C		8	pF

1. These parameters are verified in device characterization and are not 100% tested

Absolute Maximum Ratings¹

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN,OUT}	-0.3 to V _{CC} +0.3	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	-0.3 to 4.5	V
Power Dissipation	P _D	500	mW
Storage Temperature	T _{STG}	-40 to 125	°C
Operating Temperature	T _A	-40 to +85	°C
Soldering Temperature and Time	T _{SOLDER}	260°C, 10sec	°C

1. Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Characteristics (Over Specified Temperature Range)


Item	Symbol	Test Conditions	Min.	Typ ¹	Max	Unit
Supply Voltage	V _{CC}		2.3	3.0	3.6	V
Data Retention Voltage	V _{DR}	Chip Disabled ³	1.8			V
Input High Voltage	V _{IH}		1.8		V _{CC} +0.3	V
Input Low Voltage	V _{IL}		-0.3		0.6	V
Output High Voltage	V _{OH}	I _{OH} = 0.2mA	V _{CC} -0.2			V
Output Low Voltage	V _{OL}	I _{OL} = -0.2mA			0.2	V
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}			0.5	μA
Output Leakage Current	I _{LO}	\overline{OE} = V _{IH} or Chip Disabled			0.5	μA
Read/Write Operating Supply Current @ 1 μs Cycle Time ²	I _{CC1}	V _{CC} =3.6 V, V _{IN} =V _{IH} or V _{IL} Chip Enabled, I _{OUT} = 0		2.0	4.0	mA
Read/Write Operating Supply Current @ 70 ns Cycle Time ²	I _{CC2}	V _{CC} =3.6 V, V _{IN} =V _{IH} or V _{IL} Chip Enabled, I _{OUT} = 0		12.0	16.0	mA
Page Mode Operating Supply Current @ 70 ns Cycle Time ² (Refer to Power Savings with Page Mode Operation diagram)	I _{CC3}	V _{CC} =3.6 V, V _{IN} =V _{IH} or V _{IL} Chip Enabled, I _{OUT} = 0		4.0		mA
Read/Write Quiescent Operating Supply Current ³	I _{CC4}	V _{CC} =3.6 V, V _{IN} =V _{IH} or V _{IL} Chip Enabled, I _{OUT} = 0, f = 0			3.0	mA
Maximum Standby Current ³	I _{SB1}	V _{IN} = V _{CC} or 0V Chip Disabled t _A = 85°C, V _{CC} = 3.6 V		2.0	20.0	μA
Maximum Data Retention Current ³	I _{DR}	V _{CC} = 1.8V, V _{IN} = V _{CC} or 0 Chip Disabled, t _A = 85°C			10.0	μA

1. Typical values are measured at V_{CC}=V_{CC} Typ., T_A=25°C and not 100% tested.

2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

3. This device assumes a standby mode if the chip is disabled ($\overline{CE1}$ high or CE2 low). In order to achieve low standby current all inputs must be within 0.2 volts of either V_{CC} or V_{SS}.

Power Savings with Page Mode Operation ($\overline{WE} = V_{IH}$)



Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.

The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 8-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.


Timing Test Conditions

Item	
Input Pulse Level	0.1V _{CC} to 0.9 V _{CC}
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V _{CC}
Output Load	CL = 30pF
Operating Temperature	-40 to +85 °C


Timing

Item	Symbol	2.3 - 3.6 V		2.7 - 3.6 V		Units
		Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	70		55		ns
Address Access Time	t _{AA}		70		55	ns
Chip Enable to Valid Output	t _{CO}		70		55	ns
Output Enable to Valid Output	t _{OE}		35		30	ns
Chip Enable to Low-Z output	t _{LZ}	10		10		ns
Output Enable to Low-Z Output	t _{OLZ}	5		5		ns
Chip Disable to High-Z Output	t _{HZ}	0	20	0	15	ns
Output Disable to High-Z Output	t _{OHZ}	0	20	0	15	ns
Output Hold from Address Change	t _{OH}	10		10		ns
Write Cycle Time	t _{WC}	70		55		ns
Chip Enable to End of Write	t _{CW}	50		45		ns
Address Valid to End of Write	t _{AW}	50		45		ns
Write Pulse Width	t _{WP}	40		35		ns
Address Setup Time	t _{AS}	0		0		ns
Write Recovery Time	t _{WR}	0		0		ns
Write to High-Z Output	t _{WHZ}		20		15	ns
Data to Write Time Overlap	t _{DW}	40		35		ns
Data Hold from Write Time	t _{DH}	0		0		ns
End Write to Low-Z Output	t _{OW}	5		5		ns


Timing of Read Cycle ($\overline{CE1} = \overline{OE} = V_{IL}, \overline{WE} = CE2 = V_{IH}$)




Timing Waveform of Read Cycle ($\overline{WE} = V_{IH}$)




Timing Waveform of Write Cycle (\overline{WE} control)



Timing Waveform of Write Cycle ($\overline{CE1}$ Control)




32-Lead TSOP-I Package (T32)



Note:

1. All dimensions in millimeters
2. Package dimensions exclude molding flash

32-Lead STSOP-I Package (N32)




Note:

1. All dimensions in millimeters
2. Package dimensions exclude molding flash

Ordering Information

N02L083WC2AX-XX X



Revision History

Revision #	Date	Change Description
A	Jan 2001	Initial Advance Release
B	Mar 2001	Added Table 3: Capacitance Revised quiescent operating current, changed pin 31 to CE1, modified table 1 and figure 2, other minor edits
C	Dec. 2001	Part number change from EM256L08, modified Overview and Features, added Page Mode Operation diagram and Package diagram, revised Operating Characteristics table, Functional Description table, Timing diagrams, and Ordering Information diagram
D	Nov. 2002	Replaced Isb and Icc on Product Family table with typical values
E	Oct. 2004	Added Green Package Option
F	Dec. 2005	RoHS Compliant added onto Green packages
G	September 2006	Converted to AMI Semiconductor

© 2006 AMI Semiconductor, Inc. All rights reserved.

AMI Semiconductor, Inc. ("AMIS") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. AMIS does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

AMIS makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does AMIS assume any liability arising out of the application or use of any product or circuit described herein. AMIS does not authorize use of its products as critical components in any application in which the failure of the AMIS product may be expected to result in significant injury or death, including life support systems and critical medical instruments.