SCBS260K - JUNE 1993 - REVISED APRIL 1999

 Members of the Texas Instruments Widebus™ Family 	SN54LVTH162245 WD PACKAGE SN74LVTH162245 DGG OR DL PACKAGE (TOP VIEW)					
 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation 	1DIR 1 48 1 0E 1B1 2 47 1A1 1B2 3 46 1A2					
 A-Port Outputs Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required 	GND 4 45 GND 1B3 5 44 1A3 1B4 6 43 1A4					
 Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC}) 	V _{CC} [7 42] V _{CC} 1B5 [8 41] 1A5 1B6 [9 40] 1A6					
 Support Unregulated Battery Operation Down to 2.7 V 	GND 0 10 39 GND 1B7 0 11 38 1A7					
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1B8 12 37 1A8 2B1 13 36 2A1					
 I_{off} and Power-Up 3-State Support Hot Insertion 	2B2 14 35 2A2 GND 15 34 GND 2B3 16 33 2A3					
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	2B4 [17 32] 2A4 V _{CC} [18 31] V _{CC}					
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	2B5 19 30 2A5 2B6 20 29 2A6 GND 21 28 GND					
 Flow-Through Architecture Optimizes PCB Layout 	2B7 22 27 2A7 2B8 23 26 2 <u>A8</u>					
 Latch-Up Performance Exceeds 500 mA Per 	2DIR 24 25 20E					

- Latch-Up Performance Exceeds 500 mA Per **JESD 17**
- **ESD Protection Exceeds 2000 V Per** • MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'LVTH162245 devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54LVTH162245, SN74LVTH162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS260K – JUNE 1993 – REVISED APRIL 1999

description (continued)

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent $22-\Omega$ series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.


The SN54LVTH162245 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH162245 is characterized for operation from -40° C to 85° C.

(each 8-bit section)								
INPUTS		OPERATION						
OE	DIR	OPERATION						
L	L	B data to A bus						
L	н	A data to B bus						
н	Х	Isolation						

FUNCTION TABLE (each 8-bit section)




logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS260K - JUNE 1993 - REVISED APRIL 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}
Input voltage range, V _I (see Note 1)–0.5 V to 7 V Voltage range applied to any output in the high-impedance
or power-off state, V_{Ω} (see Note 1)
Voltage range applied to any output in the high state, V_O (see Note 1)0.5 V to V_{CC} + 0.5 V
Current into any output in the low state, I _O : SN54LVTH162245 (B port)
SN74LVTH162245 (B port)
A port
Current into any output in the high state, I _O (see Note 2): SN54LVTH162245 (B port) 48 mA
SN74LVTH162245 (B port) 64 mA
A port
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I _{OK} (V _O < 0)
Package thermal impedance, θ _{JA} (see Note 3): DGG package
DL package
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54LVTH	162245	SN74LVTH	UNIT		
		MIN	MAX	MIN	MAX			
VCC	Supply voltage	2.7	3.6	2.7	3.6	V		
VIH	High-level input voltage	2		2		V		
VIL	Low-level input voltage		0.8		0.8	V		
VI	Input voltage		5.5		5.5	V		
ЮН	High lovel output ourrent	A port		-12		-12	2 mA	
	High-level output current	B port		-24		-32	ША	
IOL		A port		12		12		
	Low-level output current	B port		48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	200		200		μs/V		
TA	Operating free-air temperature	-55	125	-40	85	°C		

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS260K - JUNE 1993 - REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			LVTH16	2245	SN74	UNIT					
					ΜΙΝ ΤΥΡ [†] ΜΑΧ		MIN TYP [†] MAX			1 000			
		V _{CC} = 2.7 V,	lı = -18 mA			-1.2			-1.2	V			
A port	Amort	V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} -0	.2		V _{CC} -0	.2					
	Ароп	V _{CC} = 3 V,	I _{OH} = -12 mA	2			2						
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} –0	.2		VCC-0	.2		V			
VOH	Dinort	V _{CC} = 2.7 V,	IOH =8 mA	2.4	2.4		2.4			V			
вро	B port	V _{CC} = 3 V	I _{OH} = -24 mA	2	2					1			
		vCC = 2 v	I _{OH} = -32 mA				2						
	A port	V_{CC} = 2.7 V to 3.6 V,	l _{OL} = 100 μA			0.2			0.2				
	Apon	V _{CC} = 3 V,	I _{OL} = 12 mA			0.8			0.8				
		V _{CC} = 2.7 V	l _{OL} = 100 μA			0.2			0.2				
VOL		VCC = 2.7 V	I _{OL} = 24 mA			0.5	0.5			v			
VOL	B port		I _{OL} = 16 mA		0.4			0.4					
	Броп	V _{CC} = 3 V	I _{OL} = 32 mA		0.5				0.5	0.5			
			I _{OL} = 48 mA			0.55							
			I _{OL} = 64 mA						0.55				
0.	Control inputs	V _{CC} = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$		±1		±1						
	Control inputs	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10				
lj A oi		V _{CC} = 3.6 V	V _I = 5.5 V		20		20		μΑ				
	A or B ports‡		$V_I = V_{CC}$		5 -10				5				
			V _I = 0				-1						
loff		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$						±100	μΑ			
		V _{CC} = 3 V	V _I = 0.8 V	75			75						
l(hold)	A or B ports		V _I = 2 V	-75			-75			μA			
il(noid)		$V_{CC} = 3.6 V_{S}^{\circ},$	$V_I = 0$ to 3.6 V						500 750	μ			
IOZPU	ZPU $\frac{V_{CC}}{OE} = 0 \text{ to } 1.5 \text{ V}, \text{ V}_{O} = 0$		= 0.5 V to 3 V,			±100*			±100	μA			
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = don't care	= 0.5 V to 3 V,			±100*			±100	μA			
		V _{CC} = 3.6 V,	Outputs high		0.19		0.19						
ICC		$I_{O} = 0,$	Outputs low						5	mA			
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled		0.19		0.19						
$\Delta I_{CC} \ \ V_{CC} = 3 \ V \text{ to } 3.6 \ V, \text{ One}$					0.3			0.2	mA				
Ci		VI = 3 V or 0			4			4		pF			
C _{io}		V _O = 3 V or 0			10			10		pF			

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] Unused pins at V_{CC} or GND. [§] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.



SN54LVTH162245, SN74LVTH162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS260K – JUNE 1993 – REVISED APRIL 1999


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

		SN54LVTH162245										
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
^t PLH	А	В	1	3.5		4	1	2.3	3.3		3.7	ns
^t PHL	A	В	1	3.5		3.9	1	2.2	3.3		3.5	115
^t PLH	В	А	1	4.3		5.3	1	2.8	4		4.6	ns
^t PHL	В	A	1	4.2		4.5	1	2.5	3.4		3.6	115
^t PZH	OE	В	1	4.8		5.9	1	2.8	4.6		5.4	ns
^t PZL	ÛE	В	1	4.8		5.5	1	3	4.6		5.2	115
^t PZH		А	1	5.5		7.2	1	3.3	5.3		6.3	ns
^t PZL	OE	A	1	5.4		6.4	1	3.3	5.1		5.8	115
^t PHZ	OE	В	1.5	5.5		5.8	1.5	3.8	5.2		5.5	ns
^t PLZ	UE	В	1.5	5.5		5.8	1.5	3.5	5.1		5.4	115
^t PHZ	OE	А	1.5	5.8		6.5	1.5	4	5.6		5.9	ns
^t PLZ		~	1.2	6.3		6.3	1.5	3.8	5.5		5.5	115
^t sk(o)									0.5			ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS260K - JUNE 1993 - REVISED APRIL 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns. D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated