

**General Description**

The MA3304V is the highest performance trench N-ch and P-ch MOSFETs with extreme high cell density, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The MA3304V meet the RoHS and Green Product requirement with full function reliability approved.

**Features**


- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available

**Product Summary**

BVDSS	RDS(on)	ID
30V	55mΩ	3.7A
-30V	135mΩ	-2.5A

**Applications**

- High Frequency Point-of-Load Synchronous Buck Converter for MB/NB/UMPC/VGA
- Networking DC-DC Power System
- CCFL Back-light Inverter

**TSOP6 Pin Configuration****Absolute Maximum Ratings**

Symbol	Parameter	Rating		Units
		N-Ch	P-Ch	
V <sub>DS</sub>	Drain-Source Voltage	30	-30	V
V <sub>GS</sub>	Gate-Source Voltage	±20	±20	V
I <sub>D</sub> @T <sub>A</sub> =25	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	3.7	-2.5	A
I <sub>D</sub> @T <sub>A</sub> =70	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	3	-2	A
I <sub>DM</sub>	Pulsed Drain Current <sup>2</sup>	7.4	-5	A
P <sub>D</sub> @T <sub>A</sub> =25	Total Power Dissipation <sup>3</sup>	1.5	1.5	W
T <sub>STG</sub>	Storage Temperature Range	-55 to 150	-55 to 150	
T <sub>J</sub>	Operating Junction Temperature Range	-55 to 150	-55 to 150	

**Thermal Data**

Symbol	Parameter	Typ.	Max.	Unit
R <sub>θJA</sub>	Thermal Resistance Junction-Ambient <sup>1</sup>	---	110	/W
R <sub>θJC</sub>	Thermal Resistance Junction-Case <sup>1</sup>	---	70	/W

Rev A.01 D071510

**N-Channel Electrical Characteristics (T<sub>J</sub>=25°C, unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	30	---	---	V
BV <sub>DSS</sub> / T <sub>J</sub>	BVDSS Temperature Coefficient	Reference to 25 , I <sub>D</sub> =1mA	---	0.016	---	V/
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V , I <sub>D</sub> =3A	---	45	55	mΩ
		V <sub>GS</sub> =4.5V , I <sub>D</sub> =2A	---	60	75	
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	1.0	1.5	2.5	V
V <sub>GS(th)</sub>	V <sub>GS(th)</sub> Temperature Coefficient		---	-3.04	---	mV/
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =24V , V <sub>GS</sub> =0V , T <sub>J</sub> =25	---	---	1	uA
		V <sub>DS</sub> =24V , V <sub>GS</sub> =0V , T <sub>J</sub> =55	---	---	5	
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> = ± 20V , V <sub>DS</sub> =0V	---	---	± 100	nA
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =5V , I <sub>D</sub> =4A	---	8	---	S
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V , V <sub>GS</sub> =0V , f=1MHz	---	2.3	4.6	Ω
Q <sub>g</sub>	Total Gate Charge (4.5V)	V <sub>DS</sub> =20V , V <sub>GS</sub> =4.5V , I <sub>D</sub> =3A	---	2.75	---	nC
Q <sub>gs</sub>	Gate-Source Charge		---	0.67	---	
Q <sub>gd</sub>	Gate-Drain Charge		---	1.52	---	
T <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =15V , V <sub>GS</sub> =10V , R <sub>G</sub> =3.3Ω	---	3.6	---	ns
T <sub>r</sub>	Rise Time		---	14.6	---	
T <sub>d(off)</sub>	Turn-Off Delay Time		---	11.5	---	
T <sub>f</sub>	Fall Time		---	1.9	---	
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V , V <sub>GS</sub> =0V , f=1MHz	---	220	---	pF
C <sub>oss</sub>	Output Capacitance		---	38	---	
C <sub>rss</sub>	Reverse Transfer Capacitance		---	32	---	

### Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I <sub>s</sub>	Continuous Source Current <sup>1,4</sup>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current	---	---	3.7	A
I <sub>SM</sub>	Pulsed Source Current <sup>2,4</sup>		---	---	7.4	A
V <sub>SD</sub>	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , I <sub>s</sub> =1A , T <sub>J</sub> =25	---	---	1	V

Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%
- 3.The power dissipation is limited by 150 junction temperature
- 4.The data is theoretically the same as I<sub>D</sub> and I<sub>DM</sub> , in real applications , should be limited by total power dissipation.

### P-Channel Electrical Characteristics (T<sub>J</sub>=25 , unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-30	---	---	V
$BV_{DSS}/T_J$	$BV_{DSS}$ Temperature Coefficient	Reference to 25, $I_D=-1mA$	---	-0.02	---	V/
$R_{DS(ON)}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=-10V, I_D=-2A$	---	110	135	$m\Omega$
		$V_{GS}=-4.5V, I_D=-1A$	---	185	230	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=-250\mu A$	-1.0	-1.5	-2.5	V
$V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	3.72	---	$mV/^\circ C$
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=-24V, V_{GS}=0V, T_J=25$	---	---	1	$\mu A$
		$V_{DS}=-24V, V_{GS}=0V, T_J=55$	---	---	5	
$I_{GSS}$	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	$\pm 100$	nA
$g_{fs}$	Forward Transconductance	$V_{DS}=-5V, I_D=-3A$	---	3.8	---	S
$R_g$	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1MHz$	---	26	52	$\Omega$
$Q_g$	Total Gate Charge (-4.5V)	$V_{DS}=-20V, V_{GS}=-4.5V, I_D=-1A$	---	3.3	---	nC
$Q_{gs}$	Gate-Source Charge		---	0.88	---	
$Q_{gd}$	Gate-Drain Charge		---	1.55	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=-15V, V_{GS}=-10V, R_G=3.3\Omega, I_D=-1A$	---	9.6	---	ns
$T_r$	Rise Time		---	6.7	---	
$T_{d(off)}$	Turn-Off Delay Time		---	21.5	---	
$T_f$	Fall Time		---	3.3	---	
$C_{iss}$	Input Capacitance	$V_{DS}=-15V, V_{GS}=0V, f=1MHz$	---	203	---	pF
$C_{oss}$	Output Capacitance		---	42	---	
$C_{rss}$	Reverse Transfer Capacitance		---	34	---	

### Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$I_s$	Continuous Source Current <sup>1,4</sup>	$V_G=V_D=0V$ , Force Current	---	---	-2.5	A
$I_{SM}$	Pulsed Source Current <sup>2,4</sup>		---	---	-5	A
$V_{SD}$	Diode Forward Voltage <sup>2</sup>	$V_{GS}=0V, I_s=-1A, T_J=25$	---	---	-1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu s$  , duty cycle  $\leq 2\%$
- 3The power dissipation is limited by 150 junction temperature
- 4.The data is theoretically the same as  $I_D$  and  $I_{DM}$  , in real applications , should be limited by total power dissipation.

### N-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics of Reverse






Fig.4 Gate-charge Characteristics

Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$ Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform

**N-Channel Typical Characteristics**




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse






Fig.4 Gate-Charge Characteristics

Fig.5 Normalized  $V_{GS(th)}$  v.s  $T_J$ Fig.6 Normalized  $R_{DS(on)}$  v.s  $T_J$




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform






Fig.11 Gate Charge Waveform



MARKING
---------




SYMBOLS	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.80	--	1.20	0.031	--	0.047
A2	0.00	--	0.10	0.000	--	0.004
B	2.60	2.80	3.00	0.102	0.110	0.118
C	1.40	1.60	1.80	0.055	0.063	0.071
D	2.70	2.90	3.10	0.106	0.114	0.122
E	0.30	0.40	0.60	0.012	0.016	0.024
F	0.07	0.127	0.20	0.003	0.005	0.008
b	0.30	0.40	0.50	0.012	0.016	0.020
e	--	0.95	--	--	0.037	--
$\theta$	0°	5°	10°	0°	5°	10°




Note:

1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
2. CONTROLLING DIMENSION IS MILLIMETER CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACTLY.

## Tape &amp; Reel 繩捲及裝箱方式 - TSOP-6



產品正印及方向 - (正印為正時，Tape 圓孔在上方)



封裝形態 PKG TYPE	一般包裝		
	一卷數量 Immediate Quantity	中箱數量 Intermediate Quantity	外箱裝置/數量 Carton Quantity
TSOP-6	3000pcs Reel ( 7" )	15000pcs Box(5 reels)	180 K Carton(12 Box)