

DRAM

1 MEG x 16 DRAM

3.3V, FAST PAGE MODE,
OPTIONAL EXTENDED REFRESH

FEATURES

- JEDEC- and industry-standard x16 timing, functions, pinouts and packages
- High-performance CMOS silicon-gate process
- Single +3.3V ±0.3V power supply
- All device pins are TTL-compatible
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), and HIDDEN; optional Extended
- BYTE WRITE and BYTE READ access cycles
- 1,024-cycle refresh (10 row-, 10 column-addresses)
- Low power, 0.3mW standby; 250mW active, typical
- 5V-tolerant inputs and I/Os

OPTIONS

- Timing
 - 60ns access
 - 70ns access
- Refresh Rate
 - Standard 16ms period
 - Extended 128ms period
- Packages
 - Plastic SOJ (400 mil)
 - Plastic TSOP (400 mil)
- Part Number Example: MT4LC1M16C3DJ-6 L

MARKING

-6

-7

None

L

DJ

TG

KEY TIMING PARAMETERS

SPEED	t'_{RC}	t'_{RAC}	t'_{PC}	t'_{AA}	t'_{CAC}	t'_{RP}
-6	110ns	60ns	35ns	30ns	15ns	40ns
-7	130ns	70ns	40ns	35ns	20ns	50ns

GENERAL DESCRIPTION


The MT4LC1M16C3(L) is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x16 configuration. The MT4LC1M16C3(L) has both BYTE WRITE and WORD WRITE access cycles via two $\overline{\text{CAS}}$ pins ($\overline{\text{CASL}}$ and $\overline{\text{CASH}}$). These function in an identical manner to a single $\overline{\text{CAS}}$ of other DRAMs in that either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ will generate an internal $\overline{\text{CAS}}$.

The MT4LC1M16C3(L) $\overline{\text{CAS}}$ function and timing are determined by the first $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$) to transition LOW and the last $\overline{\text{CAS}}$ to transition back HIGH. Use of only one of the two results in a BYTE access cycle. $\overline{\text{CASL}}$ transitioning LOW selects an access cycle for the lower byte

PIN ASSIGNMENT (Top View)

42-Pin SOJ (DA-7)

44/50-Pin TSOP (DB-5)



FPM DRAM

(DQ1-DQ8) and $\overline{\text{CASH}}$ transitioning LOW selects an access cycle for the upper byte (DQ9-DQ16).

Each bit is uniquely addressed through the 20 address bits during READ or WRITE cycles. These are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. The $\overline{\text{CAS}}$ function is determined by the first $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$) to transition LOW and the last one to transition back HIGH. The $\overline{\text{CAS}}$ function also determines whether the cycle will be a refresh cycle ($\overline{\text{RAS}}$ ONLY) or an active cycle (READ, WRITE or READ WRITE) once $\overline{\text{RAS}}$ goes LOW.

The $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ inputs internally generate a $\overline{\text{CAS}}$ signal functioning in an identical manner to the single $\overline{\text{CAS}}$ input of other DRAMs. The key difference is each $\overline{\text{CAS}}$ input ($\overline{\text{CASL}}$ and $\overline{\text{CASH}}$) controls its corresponding DQ tristate logic (in conjunction with $\overline{\text{OE}}$ and $\overline{\text{WE}}$). $\overline{\text{CASL}}$ controls DQ1 through DQ8 and $\overline{\text{CASH}}$ controls DQ9 through DQ16. The two $\overline{\text{CAS}}$ controls give the MT4LC1M16C3(L) BYTE WRITE cycle capabilities.

A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$,

GENERAL DESCRIPTION (continued)

whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O. Pin direction is controlled by \overline{OE} and \overline{WE} .

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address

strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} refresh cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 1,024 combinations of \overline{RAS} addresses (A0-A9) are executed at least every 16ms (128ms on the "L" version), regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.





Figure 1
WORD AND BYTE WRITE EXAMPLE



BYTE ACCESS CYCLE

The BYTE WRITES and BYTE READS are determined by the use of CASL and CASH. Enabling CASL will select a lower BYTE access (DQ1-DQ8). Enabling CASH will select an upper BYTE access (DQ9-DQ16). Enabling both CASL and CASH selects a WORD WRITE cycle.

The MT4LC1M16C3 may be viewed as two 1 Meg x 8 DRAMs that have common input controls, with the exception of the CAS inputs. Figure 1 illustrates the BYTE WRITE and WORD WRITE cycles. Figure 2 illustrates BYTE READ and WORD READ cycles.

Additionally, both bytes must always be of the same mode of operation if both bytes are active. A CAS precharge must be satisfied prior to changing modes of operation between the upper and lower bytes. For example, an EARLY

WRITE on one byte and a LATE WRITE on the other byte is not allowed during the same cycle. However, an EARLY WRITE on one byte and, after a CAS precharge has been satisfied, a LATE WRITE on the other byte is permissible.

REFRESH

Preserve correct memory cell data by maintaining power and executing a RAS cycle (READ, WRITE) or RAS refresh cycle (RAS ONLY, CBR, or HIDDEN) so that all 1,024 combinations of RAS addresses are executed at least every 16ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic RAS addressing. An optional "L" version allows the user to refresh all 1,024 rows every 128ms.

FPM DRAM





Figure 2
WORD READ EXAMPLE

FUNCTIONAL BLOCK DIAGRAM

FPM DRAM



TRUTH TABLE

FUNCTION	RAS	CASL	CASH	WE	OE	ADDRESSES		DQs	NOTES	
						r	c			
Standby	H	H→X	H→X	X	X	X	X	High-Z		
READ: WORD	L	L	L	H	L	ROW	COL	Data-Out		
READ: LOWER BYTE	L	L	H	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte, Data-Out		
READ: UPPER BYTE	L	H	L	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte, Data-Out		
WRITE: WORD (EARLY WRITE)	L	L	L	L	X	ROW	COL	Data-In		
WRITE: LOWER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	H	L	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In		
READ WRITE	L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1	
PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H→L	H	L	n/a	COL	Data-Out	
PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data-In	1
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1
HIDDEN REFRESH	READ	L→H→L	L	L	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 2
RAS-ONLY REFRESH	L	H	H	X	X	ROW	n/a	High-Z		
CBR REFRESH	H→L	L	L	H	X	X	X	High-Z	3	

- NOTE:**
1. These WRITE cycles may also be BYTE WRITE cycles (either CASL or CASH active).
 2. EARLY WRITE only.
 3. Only one CAS must be active (CASL or CASH).

FPM DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc pin Relative to Vss -1V to 4.6V
 Voltage on NC, Inputs or I/O pins
 Relative to Vss -1V to +5.5V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

FPM DRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 5, 6) (Vcc = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs (including NC pins)	V _{IH}	2.0	5.5V	V	
Input Low (Logic 0) Voltage, all inputs (including NC pins)	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 5.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -2.0mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2.0mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) (R _{AS} = C _{AS} = V _{IH})	I _{CC1}	2	2	mA	
STANDBY CURRENT: (CMOS) (R _{AS} = C _{AS} = Vcc - 0.2V)		500	500	μA	24
	L only	I _{CC2}	150	150	
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} address cycling: t _{RC} = t _{RC} [MIN])	I _{CC3}	170	155	mA	3, 25
OPERATING CURRENT: FAST PAGE MODE Average power supply current (R _{AS} = V _{IL} , C _{AS} , address cycling: t _{PC} = t _{PC} [MIN]; t _{CP} , t _{ASC} = 10ns)	I _{CC4}	100	90	mA	3, 25
REFRESH CURRENT: R _{AS} ONLY Average power supply current (R _{AS} cycling, C _{AS} = V _{IH} : t _{RC} = t _{RC} [MIN])	I _{CC5}	160	145	mA	3
REFRESH CURRENT: CBR Average power supply current (R _{AS} , C _{AS} address cycling: t _{RC} = t _{RC} [MIN])	I _{CC6}	150	140	mA	3, 4
REFRESH CURRENT: Extended (L version only) Average power supply current during BBU REFRESH: C _{AS} = 0.2V or CBR cycling; R _{AS} = t _{RAS} (MIN); WE = Vcc - 0.2V; A0-A9, OE and DIN = Vcc - 0.2V or 0.2V (DIN may be left open); t _{RC} = 125μs (1,024 rows at 125μs = 128ms)	I _{CC7} (L only)	300	300	μA	3, 4

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Addresses	C _{i1}	5	pF	2
Input Capacitance: RAS, CASL, CASH, WE, OE	C _{i2}	7	pF	2
Input/Output Capacitance: DQ	C _{i0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) (V_{CC} = +3.3V ±0.3V)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Access time from column-address	t _{AA}		30		35	ns	
Column-address hold time (referenced to RAS)	t _{AR}	50		55		ns	
Column-address setup time	t _{ASC}	0		0		ns	29
Row-address setup time	t _{ASR}	0		0		ns	
Column-address to WE delay time	t _{AWD}	55		60		ns	20
Access time from CAS	t _{CAC}		15		20	ns	14, 31
Column-address hold time	t _{CAH}	10		15		ns	29
CAS pulse width	t _{CAS}	15	10,000	20	10,000	ns	37
CAS hold time (CBR REFRESH)	t _{CHR}	15		15		ns	4, 30
Last CAS going LOW to first CAS to return HIGH	t _{CLCH}	10		10		ns	33
CAS to output in Low-Z	t _{CLZ}	3		3		ns	28, 31
CAS precharge time	t _{CP}	10		10		ns	15, 34
Access time from CAS precharge	t _{CPA}		35		40	ns	32
CAS to RAS precharge time	t _{CRP}	5		5		ns	31
CAS hold time	t _{CSH}	60		70		ns	31
CAS setup time (CBR REFRESH)	t _{CSR}	5		5		ns	4, 29
CAS to WE delay time	t _{CWD}	40		45		ns	20, 29
Write command to CAS lead time	t _{CWL}	15		20		ns	25, 32
Data-in hold time	t _{DH}	10		15		ns	21, 31
Data-in hold time (referenced to RAS)	t _{DHR}	45		55		ns	
Data-in setup time	t _{DS}	0		0		ns	21, 31
Output disable	t _{OD}	3	15	3	20	ns	27, 28, 39
Output enable	t _{OE}		15		20	ns	32
OE hold time from WE during READ-MODIFY-WRITE cycle	t _{OEH}	15		20		ns	27
Output buffer turn-off delay	t _{OFF}	3	15	3	20	ns	19, 28, 31
OE setup prior to RAS during HIDDEN REFRESH cycle	t _{ORD}	0		0		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t _{PC}	35		40		ns	33

FPM DRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) (V_{CC} = +3.3V ±0.3V)

FPM DRAM

AC CHARACTERISTICS		-6		-7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
FAST-PAGE-MODE READ-WRITE cycle time	¹ PRWC	85		95		ns	33
Access time from RAS	¹ RAC		60		70	ns	13
RAS to column-address delay time	¹ RAD	15	30	15	35	ns	17
Row-address hold time	¹ RAH	10		10		ns	
Column-address to RAS lead time	¹ RAL	30		35		ns	
RAS pulse width	¹ RAS	60	10,000	70	10,000	ns	
Random READ or WRITE cycle time	¹ RC	110		130		ns	
RAS to CAS delay time	¹ RCD	20	45	20	50	ns	16, 29
Read command hold time (referenced to CAS)	¹ RCH	0		0		ns	18, 30
Read command setup time	¹ RCS	0		0		ns	29
Refresh period (1,024 cycles)	¹ REF		16		16	ms	
Refresh period (1,024 cycles) L version	¹ REF		128		128	ms	
RAS precharge time	¹ RP	40		50		ns	
RAS to CAS precharge time	¹ RPC	0		0		ns	
Read command hold time (referenced to RAS)	¹ RRH	0		0		ns	18
RAS hold time	¹ RSH	15		20		ns	38
READ WRITE cycle time	¹ RWC	150		180		ns	
RAS to WE delay time	¹ RWD	85		95		ns	20
Write command to RAS lead time	¹ RWL	15		20		ns	
Transition time (rise or fall)	¹ T	3	50	3	50	ns	
Write command hold time	¹ WCH	10		15		ns	38
Write command hold time (referenced to RAS)	¹ WCR	45		55		ns	
WE command setup time	¹ WCS	0		0		ns	20, 29
Write command pulse width	¹ WP	10		15		ns	
WE hold time (CBR REFRESH)	¹ WRH	10		10		ns	
WE setup time (CBR REFRESH)	¹ WRP	10		10		ns	


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = +3.0V; f = 1 MHz.
3. I_{CC} is dependent on output loading. Specified values are obtained with minimum cycle time and the output open.
4. Enables on-chip refresh and address counters.
5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
6. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
7. AC characteristics assume tT = 5ns.
8. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
9. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
10. If CAS = V_{IH}, data output is High-Z.
11. If CAS = V_{IL}, data output may contain data from the last valid READ cycle.
12. Measured with a load equivalent to one TTL gate, 50pF and V_{OL} = 0.8V and V_{OH} = 2.0V.
13. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
14. Assumes that tRCD ≥ tRCD (MAX).
15. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for tCP.
16. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
17. Operation within the tRAD limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA.
18. Either tRCH or tRRH must be satisfied for a READ cycle.
19. tOFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL}.
20. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until CAS or OE goes back to V_{IH}) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle.
21. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
22. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, Q goes open. If OE is tied permanently LOW, LATE WRITE and READ-MODIFY-WRITE operations are not permissible and should not be attempted.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
24. All other inputs at 0.2V or V_{CC} -0.2V.
25. Column-address changed once each cycle.
26. LATE WRITE and READ-MODIFY-WRITE cycles must have both tOD and tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS remains LOW and OE is taken back LOW after tOEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
27. The DQs open during READ cycles once tOD or tOFF occur.
28. The 3ns minimum is a parameter guaranteed by design.
29. The first CASx edge to transition LOW.
30. The last CASx edge to transition HIGH.
31. Output parameter (DQx) is referenced to corresponding CAS input; DQ1-DQ8 by CASL and DQ9-DQ16 by CASH.
32. Last falling CASx edge to first rising CASx edge.
33. Last rising CASx edge to next cycle's last rising CASx edge.
34. Last rising CASx edge to first falling CASx edge.
35. First DQs controlled by the first CASx to go LOW.
36. Last DQs controlled by the last CASx to go HIGH.
37. Each CASx must meet minimum pulse width.
38. Last CASx to go LOW.
39. All DQs controlled, regardless CASL and CASH.

FPM DRAM

READ CYCLE

FPM DRAM




TIMING PARAMETERS

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
tAA		30	55	35	ns
tAR	50		55		ns
tASC	0		0		ns
tASR	0		0		ns
tCAC		15		20	ns
tCAH	10		15		ns
tCAS	15	10,000	20	10,000	ns
tCLCH	10		10		ns
tCLZ	3		3		ns
tCRP	5		5		ns
tCSH	60		70		ns
tOD	3	15	3	20	ns
tOE		15		20	ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
tOFF	3	15	3	20	ns
tRAC		60		70	ns
tRAD	15	30	15	35	ns
tRAH	10		10		ns
tRAL	30		35		ns
tRAS	60	10,000	70	10,000	ns
tRC	110		130		ns
tRCD	20	45	20	50	ns
tRCH	0		0		ns
tRCS	0		0		ns
tRP	40		50		ns
tRRH	0		0		ns
tRSH	15		20		ns

EARLY WRITE CYCLE




TIMING PARAMETERS

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{AR}	50		55		ns
t _{ASC}	0		0		ns
t _{ASR}	0		0		ns
t _{CAH}	10		15		ns
t _{CAS}	15	10,000	20	10,000	ns
t _{CLCH}	10		10		ns
t _{CRP}	5		5		ns
t _{CSH}	60		70		ns
t _{CWL}	15		20		ns
t _{DH}	10		15		ns
t _{DHR}	45		55		ns
t _{DS}	0		0		ns
t _{RAD}	15	30	15	35	ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{RAH}	10		10		ns
t _{RAL}	30		35		ns
t _{RAS}	60	10,000	70	10,000	ns
t _{RC}	110		130		ns
t _{RCD}	20	45	20	50	ns
t _{RP}	40		50		ns
t _{RSH}	15		20		ns
t _{RWL}	15		20		ns
t _{WCH}	10		15		ns
t _{WCR}	45		55		ns
t _{WCS}	0		0		ns
t _{WP}	10		15		ns

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE cycles)



FPM DRAM


▨ DON'T CARE
▩ UNDEFINED

TIMING PARAMETERS

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{AA}		30		35	ns
t _{AR}	50		55		ns
t _{ASC}	0		0		ns
t _{ASR}	0		0		ns
t _{AWD}	55		60		ns
t _{CAC}		15		20	ns
t _{CAH}	10		15		ns
t _{CAS}	15	10,000	20	10,000	ns
t _{CLCH}	10		10		ns
t _{CLZ}	3		3		ns
t _{CRP}	5		5		ns
t _{CSH}	60		70		ns
t _{CWD}	40		45		ns
t _{CWL}	15		20		ns
t _{DH}	10		15		ns
t _{DS}	0		0		ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{OD}	3	15	3	20	ns
t _{OE}		15		20	ns
t _{OEH}	15		20		ns
t _{RAC}		60		70	ns
t _{RAD}	15	30	15	35	ns
t _{RAH}	10		10		ns
t _{RAL}	30		35		ns
t _{RAS}	60	10,000	70	10,000	ns
t _{RCD}	20	45	20	50	ns
t _{RCS}	0		0		ns
t _{RP}	40		50		ns
t _{RSH}	15		20		ns
t _{RWC}	150		180		ns
t _{RWD}	85		95		ns
t _{RWL}	15		20		ns
t _{WP}	10		15		ns

FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)



▨ DON'T CARE
▩ UNDEFINED


NOTE: 1. Do not drive data prior to High-Z.

TIMING PARAMETERS


SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
tAA		30		35	ns
tAR	50		55		ns
tASC	0		0		ns
tASR	0		0		ns
tCAC		15		20	ns
tCAH	10		15		ns
tCAS	15	10,000	20	10,000	ns
tCLZ	3		3		ns
tCP	10		10		ns
tCRP	5		5		ns
tCSH	60		70		ns
tCWL	15		20		ns
tDH	10		15		ns
tDS	0		0		ns
tOFF	3	15	3	20	ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
tPC	35		40		ns
tRAC		60		70	ns
tRAD	15	30	15	35	ns
tRAH	10		10		ns
tRAL	30		35		ns
tRASP	60	100,000	70	100,000	ns
tRCD	20	45	20	50	ns
tRCS	0		0		ns
tRP	40		50		ns
tRSH	15		20		ns
tRWL	15		20		ns
tWCH	10		15		ns
tWCS	0		0		ns
tWP	10		15		ns

RAS-ONLY REFRESH CYCLE
(OE and WE = DON'T CARE)



CBR REFRESH CYCLE
(Addresses and OE = DON'T CARE)



▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. t_{WRP} and t_{WRH} are for system design reference only. The \overline{WE} signal is actually a "don't care" at \overline{RAS} time during a CBR REFRESH. However, \overline{WE} should be held HIGH at \overline{RAS} time during a CBR REFRESH to ensure compatibility with other DRAMs which require \overline{WE} HIGH at \overline{RAS} time during a CBR REFRESH.


TIMING PARAMETERS

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{ASr}	0		0		ns
t_{CHR}	15		15		ns
t_{CP}	10		10		ns
t_{CRP}	5		5		ns
t_{CSR}	5		5		ns
t_{RAH}	10		10		ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{RAS}	60	10,000	70	10,000	ns
t_{RC}	110		130		ns
t_{RP}	40		50		ns
t_{RPC}	0		0		ns
t_{WRH}	10		10		ns
t_{WRP}	10		10		ns

HIDDEN REFRESH CYCLE ²³
(WE = HIGH; OE = LOW)

FPM DRAM



▨ DON'T CARE
▩ UNDEFINED

TIMING PARAMETERS

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{AA}		30		35	ns
t _{AR}	50		55		ns
t _{ASC}	0		0		ns
t _{ASR}	0		0		ns
t _{CAC}		15		20	ns
t _{CAH}	10		15		ns
t _{CHR}	15		15		ns
t _{CLZ}	3		3		ns
t _{CRP}	5		5		ns
t _{OD}	3	15	3	20	ns
t _{OE}		15		20	ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{OFF}	3	15	3	20	ns
t _{ORD}	0		0		ns
t _{RAC}		60		70	ns
t _{RAD}	15	30	15	35	ns
t _{RAH}	10		10		ns
t _{RAL}	30		35		ns
t _{RAS}	60	10,000	70	10,000	ns
t _{RCD}	20	45	20	50	ns
t _{RP}	40		50		ns
t _{RSH}	15		20		ns