

GS88037CT-xxxl

100-Pin TQFP Industrial Temp

256K x 36 9Mb Sync Burst SRAM

333 MHz–200 MHz 2.5 V or 3.3 V V_{DD} 2.5 V or 3.3 V I/O

Features

- Single Cycle Deselect (SCD) operation
- \bullet 2.5 V or 3.3 V +10%/–10% core power supply
- \bullet 2.5 V or 3.3 V I/O supply
- LBO pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to Interleaved Pipeline mode
- Byte Write (\overline{BW}) and/or Global Write (\overline{GW}) operation
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC-standard 100-lead TQFP package
- Ro-HS-compliant 100-lead TQFP package available

Functional Description

Applications

The GS88037CT is a 9,437,184-bit (8,388,608-bit for x32 version) high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.

Controls

Addresses, data I/Os, chip enables ($\overline{E1}$, E2, $\overline{E3}$), address burst control inputs (\overline{ADSP} , \overline{ADSC} , \overline{ADV}), and write control inputs (\overline{Bx} , \overline{BW} , \overline{GW}) are synchronous and are controlled by a positive-edge-triggered clock input (CK). Output enable (\overline{G}) and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either \overline{ADSP} or \overline{ADSC} inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by $\overline{\text{ADV}}$. The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order ($\overline{\text{LBO}}$) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

SCD Pipelined Reads

The GS88037CT is a SCD (Single Cycle Deselect) pipelined synchronous SRAM. DCD (Dual Cycle Deselect) versions are also available. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been captured in the input registers.

Byte Write and Global Write

Byte write operation is performed by using Byte Write enable (\overline{BW}) input combined with one or more individual byte write signals (\overline{Bx}) . In addition, Global Write (\overline{GW}) is available for writing all bytes at one time, regardless of the Byte Write control inputs.

Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.

Core and Interface Voltages


The GS88037CT operates on a 2.5 V or 3.3 V power supply. All input are 3.3 V and 2.5 V compatible. Separate output power (V_{DDQ}) pins are used to decouple output noise from the internal circuits and are 3.3 V and 2.5 V compatible.

| | | - | | | | |
|---------------------|----------------------|------------|------------|------------|------------|----------|
| | | -3331 | -300I | -250I | -200I | Unit |
| Pipeline 3-1-1-1 | t _{KQ} | 2.0 3.0 | 2.2 3.3 | 2.3 4.0 | 2.7 5.0 | ns |
| 3-1-1-1 | tCycle Curr (x36) | 300 | 280 | 245 | 215 | ns mA |
| | | 000 | 200 | 210 | 2.0 | |

Parameter Synopsis



GS88037C 100-Pin TQFP Pinout






TQFP Pin Description

| Symbol | Туре | Description |
|--------------------------|------|---|
| A0, A1 | I | Address field LSBs and Address Counter preset Inputs |
| А | I | Address Inputs |
| DQA DQB DQC DQD | I/O | Data Input and Output pins |
| NC | — | No Connect |
| BW | I | Byte Write—Writes all enabled bytes; active low |
| Ba, Bb | I | Byte Write Enable for DQA, DQB Data I/Os; active low |
| Bc, Bd | ļ | Byte Write Enable for DQc, DQD Data I/Os; active low |
| СК | I | Clock Input Signal; active high |
| GW | ļ | Global Write Enable—Writes all bytes; active low |
| Ē1, Ē3 | I | Chip Enable; active low |
| E2 | ļ | Chip Enable; active high |
| G | I | Output Enable; active low |
| ADV | ļ | Burst address counter advance enable; active low |
| ADSP, ADSC | ļ | Address Strobe (Processor, Cache Controller); active low |
| ZZ | I | Sleep Mode control; active high |
| LBO | I | Linear Burst Order mode; active low |
| V _{DD} | I | Core power supply |
| V _{SS} | I | I/O and Core Ground |
| V _{DDQ} | | Output driver power supply |
| V _{DDQ} /DNU | _ | V _{DDQ} or V _{DD} (must be tied high) or Do Not Use (must be left floating) |



GS88037C Block Diagram



Note: Only x36 version shown for simplicity.



Mode Pin Functions

| Mode Name | Pin Name | State | Function |
|-------------------------|----------|---------|--|
| Burst Order Control | LBO | L | Linear Burst |
| Buist Order Control | LDO | Н | Interleaved Burst |
| Output Degister Central | FT | L | Flow Through |
| Output Register Control | F I | H or NC | Pipeline |
| Device Device Control | 77 | L or NC | Active |
| Power Down Control | ZZ | Н | Standby, I _{DD} = I _{SB} |

Note:

There is a pull-up device on the \overline{FT} pin and a pull-down device on the ZZ pin, so this input pin can be unconnected and the chip will operate in the default states as specified in the above tables.

Burst Counter Sequences

Linear Burst Sequence

| | A[1:0] | A[1:0] | A[1:0] | A[1:0] |
|-------------|--------|--------|--------|--------|
| 1st address | 00 | 01 | 10 | 11 |
| 2nd address | 01 | 10 | 11 | 00 |
| 3rd address | 10 | 11 | 00 | 01 |
| 4th address | 11 | 00 | 01 | 10 |
| Note: | | • | • | • |

The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

| | A[1:0] | A[1:0] | A[1:0] | A[1:0] |
|-------------|--------|--------|--------|--------|
| 1st address | 00 | 01 | 10 | 11 |
| 2nd address | 01 | 00 | 11 | 10 |
| 3rd address | 10 | 11 | 00 | 01 |
| 4th address | 11 | 10 | 01 | 00 |

Note:

The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18



Byte Write Truth Table

| Function | GW | BW | BA | Вв | Bc | BD | Notes |
|-----------------|----|----|----|----|----|----|---------|
| Read | Н | Н | Х | Х | Х | Х | 1 |
| Write No Bytes | Н | L | Н | Н | Н | Н | 1 |
| Write byte a | Н | L | L | Н | Н | Н | 2, 3 |
| Write byte b | Н | L | Н | L | Н | Н | 2, 3 |
| Write byte c | Н | L | Н | Н | L | Н | 2, 3, 4 |
| Write byte d | Н | L | Н | Н | Н | L | 2, 3, 4 |
| Write all bytes | Н | L | L | L | L | L | 2, 3, 4 |
| Write all bytes | L | Х | Х | Х | Х | Х | |

Notes:

1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs, BA, BB, BC and/or BD.

2. Byte Write Enable inputs BA, BB, BC and/or BD may be used in any combination with BW to write single or multiple bytes.

3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.

4. Bytes "C" and "D" are only available on the x32 and x36 versions.



Synchronous Truth Table

| Operation | Address Used | State Diagram Key ⁵ | Ē1 | E ² | ADSP | ADSC | ADV | ₩ ³ | DQ ⁴ |
|-----------------------------|-----------------|--------------------------------------|----|----------------|------|------|-----|----------------|-----------------|
| Deselect Cycle, Power Down | None | Х | Н | Х | Х | L | Х | Х | High-Z |
| Deselect Cycle, Power Down | None | Х | L | F | L | Х | Х | Х | High-Z |
| Deselect Cycle, Power Down | None | Х | L | F | Н | L | Х | Х | High-Z |
| Read Cycle, Begin Burst | External | R | L | Т | L | Х | Х | Х | Q |
| Read Cycle, Begin Burst | External | R | L | Т | Н | L | Х | F | Q |
| Write Cycle, Begin Burst | External | W | L | Т | Н | L | Х | Т | D |
| Read Cycle, Continue Burst | Next | CR | Х | Х | Н | Н | L | F | Q |
| Read Cycle, Continue Burst | Next | CR | Н | Х | Х | Н | L | F | Q |
| Write Cycle, Continue Burst | Next | CW | Х | Х | Н | Н | L | Т | D |
| Write Cycle, Continue Burst | Next | CW | Н | Х | Х | Н | L | Т | D |
| Read Cycle, Suspend Burst | Current | | Х | Х | Н | Н | Н | F | Q |
| Read Cycle, Suspend Burst | Current | | Н | Х | Х | Н | Н | F | Q |
| Write Cycle, Suspend Burst | Current | | Х | Х | Н | Н | Н | Т | D |
| Write Cycle, Suspend Burst | Current | | Н | Х | Х | Н | Н | Т | D |

Notes:

1. X = Don't Care, H = High, L = Low

2. E = T (True) if $E_2 = 1$ and $\overline{E}_3 = 0$; E = F (False) if $E_2 = 0$ or $\overline{E}_3 = 1$

3. $\underline{W} = T$ (True) and F (False) is defined in the Byte Write Truth Table preceding.

4. G is an asynchronous input. G can be driven high at any time to disable active output drivers. G low can only enable active drivers (shown as "Q" in the Truth Table above).


5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.

6. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See **BOLD** items above.

7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See *ITALIC* items above.




Simplified State Diagram



- 1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes \overline{G} is tied low.
- 2. The upper portion of the diagram assumes active use of only the Enable (E1, E2, and E3) and Write (BA, BB, BC, BD, BW, and GW) control inputs, and that ADSP is tied high and ADSC is tied low.
- 3. The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs, and assumes ADSP is tied high and ADV is tied low.



Simplified State Diagram with \overline{G}



- 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of \overline{G} .
- 2. Use of "Dummy Reads" (Read Cycles with G High) may be used to make the transition from Read cycles to Write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
- 3. Transitions shown in gray tone assume G has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.



Absolute Maximum Ratings

(All voltages reference to V_{SS})

| Symbol | Description | Value | Unit |
|-------------------|----------------------------------|---|------|
| V _{DD} | Voltage on V _{DD} Pins | -0.5 to 4.6 | V |
| V _{DDQ} | Voltage in V _{DDQ} Pins | -0.5 to 4.6 | V |
| V _{I/O} | Voltage on I/O Pins | –0.5 to V _{DD} +0.5 (\leq 4.6 V max.) | V |
| V _{IN} | Voltage on Other Input Pins | –0.5 to V _{DD} +0.5 (\leq 4.6 V max.) | V |
| I _{IN} | Input Current on Any Pin | +/—20 | mA |
| I _{OUT} | Output Current on Any I/O Pin | +/—20 | mA |
| P _D | Package Power Dissipation | 1.5 | W |
| T _{STG} | Storage Temperature | -55 to 125 | °C |
| T _{BIAS} | Temperature Under Bias | -55 to 125 | °C |

Notes:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

Power Supply Voltage Ranges

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|---|-------------------|------|------|------|------|
| 3.3 V Supply Voltage | V _{DD3} | 3.0 | 3.3 | 3.6 | V |
| 2.5 V Supply Voltage | V _{DD2} | 2.3 | 2.5 | 2.7 | V |
| 3.3 V V _{DDQ} I/O Supply Voltage | V _{DDQ3} | 3.0 | 3.3 | 3.6 | V |
| 2.5 V V _{DDQ} I/O Supply Voltage | V _{DDQ2} | 2.3 | 2.5 | 2.7 | V |

V_{DD3} Range Logic Levels

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|-------------------------------------|------------------|------|------|------------------------|------|
| V _{DD} Input High Voltage | V _{IH} | 2.0 | _ | V _{DD} + 0.3 | V |
| V _{DD} Input Low Voltage | V _{IL} | -0.3 | _ | 0.8 | V |
| V _{DDQ} Input High Voltage | V _{IHQ} | 2.0 | _ | V _{DDQ} + 0.3 | V |
| V _{DDQ} Input Low Voltage | V _{ILQ} | -0.3 | _ | 0.8 | V |

Note:

 V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.



V_{DD2} Range Logic Levels

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|-------------------------------------|------------------|---------------------|------|------------------------|------|
| V _{DD} Input High Voltage | V _{IH} | 0.6*V _{DD} | — | V _{DD} + 0.3 | V |
| V _{DD} Input Low Voltage | V _{IL} | -0.3 | — | 0.3*V _{DD} | V |
| V _{DDQ} Input High Voltage | V _{IHQ} | 0.6*V _{DD} | — | V _{DDQ} + 0.3 | V |
| V _{DDQ} Input Low Voltage | V _{ILQ} | -0.3 | — | 0.3*V _{DD} | V |

Note:

 V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.

Recommended Operating Temperatures

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|--|----------------|------|------|------|------|
| Ambient Temperature (Industrial Range Versions)* | T _A | -40 | 25 | 85 | °C |

Note:

* The part numbers of Industrial Temperature Range versions end with the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

Thermal Impedance


| Package | Test PCB Substrate | θ JA (C°/W) Airflow = 0 m/s | θ JA (C°/W) Airflow = 1 m/s | θ JA (C°/W) Airflow = 2 m/s | θ JB (C°/W) | θ JC (C°/W) |
|----------|-----------------------|--------------------------------|--------------------------------|--------------------------------|-------------|-------------|
| 100 TQFP | 4-layer | 38.7 | 33.5 | 31.9 | 27.6 | 10.6 |


Notes:

1. Thermal Impedance data is based on a number of samples from multiple lots and should be viewed as a typical number.


2. Please refer to JEDEC standard JESD51-6.

3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Be advised that a good thermal path to the PCB can result in cooling or heating of the RAM depending on PCB temperature.





Overshoot Measurement and Timing



Note:

Input Under/overshoot voltage must be $-2 \text{ V} > \text{Vi} < \text{V}_{\text{DDn}}+2 \text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.



Capacitance

 $(T_A = 25^{o}C, f = 1 \text{ MHz}, V_{DD} = 2.5 \text{ V})$

| Parameter | Symbol | Test conditions | Тур. | Max. | Unit |
|--------------------------|------------------|------------------------|------|------|------|
| Input Capacitance | C _{IN} | V _{IN} = 0 V | 4 | 5 | pF |
| Input/Output Capacitance | C _{I/O} | V _{OUT} = 0 V | 6 | 7 | pF |


Note:

These parameters are sample tested.

AC Test Conditions

| Parameter | Conditions |
|------------------------|-------------------------|
| Input high level | V _{DD} – 0.2 V |
| Input low level | 0.2 V |
| Input slew rate | 1 V/ns |
| Input reference level | V _{DD} /2 |
| Output reference level | V _{DDQ} /2 |
| Output load | Fig. 1 |

- 1. Include scope and jig capacitance.
- 2. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- 3. Device is deselected as defined by the Truth Table.





DC Electrical Characteristics

| Parameter | Symbol | Test Conditions | Min | Мах |
|---|------------------|--|------------------|----------------|
| Input Leakage Current (except mode pins) | I _{IL} | $V_{IN} = 0$ to V_{DD} | —1 uA | 1 uA |
| ZZ Input Current | I _{IN1} | $V_{DD} \ge V_{IN} \ge V_{IH}$ $0 \ V \le V_{IN} \le V_{IH}$ | —1 uA —1 uA | 1 uA 100 uA |
| FT Input Current | I _{IN2} | $V_{DD} \ge V_{IN} \ge V_{IL}$ $0 V \le V_{IN} \le V_{IL}$ | —100 uA —1 uA | 1 uA 1 uA |
| Output Leakage Current | I _{OL} | Output Disable, $V_{OUT} = 0$ to V_{DD} | —1 uA | 1 uA |
| Output High Voltage | V _{OH2} | $I_{OH} = -8 \text{ mA}, V_{DDQ} = 2.375 \text{ V}$ | 1.7 V | — |
| Output High Voltage | V _{OH3} | I _{OH} = -8 mA, V _{DDQ} = 3.135 V | 2.4 V | _ |
| Output Low Voltage | V _{OL} | I _{OL} = 8 mA | _ | 0.4 V |

Operating Currents

| Parameter | Test Conditions | Mode | | Symbol | -333I 40 to 85°C | -300I 40 to 85°C | -250I 40 to 85°C | -200I 40 to 85°C | Unit |
|----------------------|--|-------|----------|-------------------------------------|------------------------|------------------------|------------------------|------------------------|------|
| Operating Current | Device Selected; All other inputs ≥V _{IH} or ≤ V _{IL} Output open | (x36) | Pipeline | I _{DD} I _{DDQ} | 260 40 | 245 35 | 215 30 | 190 25 | mA |
| Standby Current | $ZZ \ge V_{DD} - 0.2 V$ | _ | Pipeline | I _{SB} | 45 | 45 | 45 | 45 | mA |
| Deselect Current | Device Deselected; All other inputs $\ge V_{IH} \text{ or } \le V_{IL}$ | _ | Pipeline | I _{DD} | 90 | 85 | 85 | 85 | mA |

Notes:

1. I_{DD} and I_{DDQ} apply to any combination of V_{DD3} , V_{DD2} , V_{DDQ3} , and V_{DDQ2} operation.

2. All parameters listed are worst case scenario.



AC Electrical Characteristics


| | Parameter | Sumbol | -33 | 31 | -30 | 01 | -25 | 01 | -20 | 01 | Unit |
|----------|------------------------------------|-------------------|-----|-----|-----|-----|-----|-----|-----|-----|------|
| | Parameter | Symbol | Min | Мах | Min | Мах | Min | Мах | Min | Мах | Unit |
| | Clock Cycle Time | tKC | 3.0 | | 3.3 | | 4.0 | | 5.0 | | ns |
| | Clock to Output Valid | tKQ | | 2.0 | _ | 2.2 | _ | 2.3 | _ | 2.7 | ns |
| | Clock to Output Invalid | tKQX | 1.0 | | 1.0 | _ | 1.0 | | 1.0 | _ | ns |
| Dinalina | Clock to Output in Low-Z | tLZ ¹ | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | — | ns |
| Pipeline | Setup time | tS | 1.0 | _ | 1.1 | _ | 1.2 | _ | 1.4 | | ns |
| | Hold time | tH | 0 | | 0.1 | _ | 0.2 | _ | 0.4 | _ | ns |
| | G to Output Valid | tOE | | 2.0 | _ | 2.2 | _ | 2.3 | _ | 2.5 | ns |
| | \overline{G} to output in High-Z | tOHZ ¹ | — | 2.0 | — | 2.2 | _ | 2.3 | — | 2.5 | ns |
| | Clock HIGH Time | tKH | 1.3 | | 1.3 | | 1.3 | | 1.3 | | ns |
| | Clock LOW Time | tKL | 1.5 | | 1.5 | _ | 1.5 | | 1.5 | | ns |
| | Clock to Output in High-Z | tHZ ¹ | 1.0 | 2.0 | 1.0 | 2.2 | 1.5 | 2.3 | 1.5 | 3.0 | ns |
| | \overline{G} to output in Low-Z | tOLZ ¹ | 0 | _ | 0 | _ | 0 | _ | 0 | _ | ns |
| | ZZ setup time | tZZS ² | 5 | | 5 | | 5 | | 5 | | ns |
| | ZZ hold time | tZZH ² | 1 | | 1 | | 1 | | 1 | | ns |
| | ZZ recovery | tZZR | 20 | | 20 | | 20 | | 20 | | ns |

Notes:

1. These parameters are sampled and are not 100% tested.

2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.








Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to $I_{SB}2$. The duration of Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high, $I_{SB}2$ is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.



Sleep Mode Timing Diagram

Application Tips


Single and Dual Cycle Deselect

SCD devices (like this one) force the use of "dummy read cycles" (read cycles that are launched normally but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings) but greater care must be exercised to avoid excessive bus contention.



TQFP Package Drawing (Package T)

| Symbol | Description | Min. | Nom. | Мах |
|--------|--------------------|------|------|------|
| A1 | Standoff | 0.05 | 0.10 | 0.15 |
| A2 | Body Thickness | 1.35 | 1.40 | 1.45 |
| b | Lead Width | 0.20 | 0.30 | 0.40 |
| С | Lead Thickness | 0.09 | — | 0.20 |
| D | Terminal Dimension | 21.9 | 22.0 | 22.1 |
| D1 | Package Body | 19.9 | 20.0 | 20.1 |
| E | Terminal Dimension | 15.9 | 16.0 | 16.1 |
| E1 | Package Body | 13.9 | 14.0 | 14.1 |
| е | Lead Pitch | — | 0.65 | — |
| L | Foot Length | 0.45 | 0.60 | 0.75 |
| L1 | Lead Length | — | 1.00 | — |
| Y | Coplanarity | | | 0.10 |
| θ | Lead Angle | 0° | — | 7° |



- 1. All dimensions are in millimeters (mm).
- 2. Package width and length do not include mold protrusion.



| Orderina | Information | for GSI | Synchronous | Burst RAMs |
|----------|-------------|---------|--------------|------------|
| oracing | mormunor | 101 001 | o ynon onous | Durstrams |


| Org | Part Number ¹ | Туре | Package | Speed ² (MHz/ns) | T _A ³ |
|-----------|--------------------------|----------|----------------------|--------------------------------|-----------------------------|
| 256K x 36 | GS88037CT-333I | Pipeline | TQFP | 333 | I |
| 256K x 36 | GS88037CT-300I | Pipeline | TQFP | 300 | I |
| 256K x 36 | GS88037CT-250I | Pipeline | TQFP | 250 | I |
| 256K x 36 | GS88037CT-2001 | Pipeline | TQFP | 200 | I |
| 256K x 36 | GS88037CGT-333I | Pipeline | Ro-HS-compliant TQFP | 333 | I |
| 256K x 36 | GS88037CGT-300I | Pipeline | Ro-HS-compliant TQFP | 300 | I |
| 256K x 36 | GS88037CGT-250I | Pipeline | Ro-HS-compliant TQFP | 250 | I |
| 256K x 36 | GS88037CGT-2001 | Pipeline | Ro-HS-compliant TQFP | 200 | I |

Notes:

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS88037CT-200IT.

2. I = Industrial Temperature Range.

3. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (<u>www.gsitechnology.com</u>) for a complete listing of current offerings.





9Mb Sync SRAM Datasheet Revision History

| File Name | Types of Changes Format or Content | Revision |
|--------------|---------------------------------------|---|
| 88037C_r1 | | Creation of new datasheet |
| 88037C_r1_01 | Content | Update to MP datasheet |
| 88037C_r1_02 | Content | Updated Absolute Maximum RatingsDeleted conditional text |
| 88037C_r1_03 | Content | Updated Absolute Maximum RatingsAdded thermal information |
| 88037C_r1_04 | Content | Updated Absolute Maximum RatingsRemoved all Comm Temp references |