

Q

**High Speed CMOS
Bus Interface
8, 9 & 10-bit
Registers**



QS54/74FCT821T
QS54/74FCT823T
QS54/74FCT825T

QS54/74FCT2821T
QS54/74FCT2823T
QS54/74FCT2825T

FEATURES/BENEFITS

- Pin and function compatible to the 74F821/3/5 and 74FCT821/3/5 and 74FCT821T/3T/5T
- CMOS power levels: <7.5 mW static
- Available in PDIP, ZIP, SOIC, QSOP, CERDIP
- Undershoot clamp diodes on all inputs
- TTL-compatible input and output levels
- Ground bounce controlled outputs
- Reduced output swing of 0-3.5V
- Military product compliant to MIL-STD-883

FCT 821T/3T/5T

- JEDEC-FCT spec compatible
- Fastest CMOS logic family available
- I_{OL} = 48 mA Com., 32 mA Mil.

FCT 2821T/3T/5T


- Built-in 25Ω series resistor outputs reduce reflection and other system noise
- I_{OL} = 12 mA Com.

4

DESCRIPTION

The QSFCT821T/823T/825T and QSFCT821T/823T/825T are 10, 9, and 8-bit high-speed CMOS TTL-compatible buffered registers with three-state outputs that are ideal for driving high capacitance loads such as memory and address buses. The 2821/3/5 devices are 25Ω resistor output versions useful for driving transmission lines and reducing system noise. The 2821 series parts can replace the 821 series to reduce noise in an existing design. All inputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression (see QSI Application Note AN-001), and outputs will not load an active bus when V_{CC} is removed from the device.




FUNCTIONAL BLOCK DIAGRAM



PINOUTS


FCT821 PIN CONFIGURATIONS

FCT821 - 10-BIT REGISTER



All packages are shown with the Top view

FCT821 LOGIC SYMBOL






PIN DESCRIPTIONS

Name	I/O	Function
Di	I	Data Inputs
Yi	O	Data Outputs - Three State
CP	I	Clock Pulse
OE	I	Output Enable


FCT823 - 9-BIT REGISTER

PDIP, SOIC, QSOP



All packages are shown with the Top view

FCT823 LOGIC SYMBOL






PIN DESCRIPTIONS

Name	I/O	Function
Di	I	Data Inputs
Yi	O	Data Outputs - Tri-state
OE	I	Output Enable
CP	I	Clock Pulse
EN	I	Clock Enable
CLR	I	Asynchronous Reset

4


FCT825 - 8-BIT REGISTER

PDIP, SOIC, QSOP



All packages are shown with the Top View

FCT825 LOGIC SYMBOL



PIN DESCRIPTIONS

Name	I/O	Function
Di	I	Data Inputs
Yi	O	Data Outputs - Three State
OE	I	Output Enable
CP	I	Clock Pulse
EN	I	Clock Enable
CLR	I	Asynchronous Reset

FUNCTION TABLES - QSFCT821/823/825

Inputs					Int.	O/P	Function
\overline{OE}	\overline{CLR}	EN	DI	CP	QI	YI	
H	X	L	L	\hat{I}	L	Z	High Z
H	X	L	H	\hat{I}	H	Z	
H	L	X	X	X	L	Z	Clear
L	L	X	X	X	L	L	
H	H	H	X	X	NC	Z	Hold
L	H	H	X	X	NC	NC	
H	H	L	L	\hat{I}	L	Z	Load
H	H	L	H	\hat{I}	H	Z	
L	H	L	L	\hat{I}	L	L	
L	H	L	H	\hat{I}	H	H	

\hat{I} = LOW-to-HIGH transition
 NC = No Change from the previous state,
 H = HIGH
 L = LOW,
 Z = High Impedance
 Int. = Internal

For the 821, the Hi-Z and Load functions only apply as the EN and \overline{CLR} are not present in these devices.
 For the 825, there are 3 output enables, and the composite output enable is asserted only when all the three are LOW. If any one of the three output enables are HIGH, the output is disabled.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage to Ground..... -0.5V to +7.0V
 DC Output Voltage V_O -0.5V to 7.0V
 DC Input Voltage V_I -0.5V to 7.0V
 AC Input Voltage (for a pulse width ≤ 20 ns)..... -3.0V
 DC Input Diode Current with $V_I < 0$ -20 mA
 DC Output Diode Current with $V_O < 0$ -50 mA
 DC Output Current Max. sink current/pin..... 120 mA
 N=Number of Outputs, M=Number of inputs
 Maximum Power Dissipation..... 0.5 watts
 T_{STG}Storage Temperature..... -65° to +165°C

CAPACITANCE

TA = 25 °C, f = 1 MHz, Vin = 0V, Vout = 0 V

Pins	SOIC	QSOP	PDIP,LCC	ZIP	Unit
1,3-11,13	4	4	5	7	pF
15-22	6	6	7	9	pF
2,14,23	8	8	9	10	pF

Note: Capacitance is characterized but not tested

QSFCT821/3/5T, 2821/3/5T

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Commercial $T_A=0^{\circ}\text{C}$ to 70°C , $V_{CC}=5.0\text{V}\pm 5\%$

Military $T_A=-55^{\circ}\text{C}$ to 125°C , $V_{CC}=5.0\text{V}\pm 10\%$

Symbol	Parameter	Test Conditions		Min	Typ (1)	Max	Unit
V _{ih}	Input High Voltage	Logic HIGH for All Inputs		2.0	-	-	Volts
V _{il}	Input LOW Voltage	Logic LOW for All Inputs		-	-	0.8	
ΔV_t	Input Hysteresis	V _{ih} - V _{il} for All Inputs		-	0.2	-	
I _{ih} I _{il}	Input Current Input HIGH or LOW	V _{cc} = MAX	$0 \leq V_{in} < V_{cc}$	-	-	5	μA
I _{oz}	Off State Output Current (Hi-Z)	V _{cc} = MAX, $0 \leq V_{in} \leq V_{cc}$		-	-	5	
I _{os}	Short Circuit Current FCTXXX	V _{cc} = MAX, V _o = GND (2,3)		-60	-	-	mA
I _{or}	Current Drive FCT2XXX	V _{cc} = Min, V _o =2.0V		50	-	-	mA
V _{ic}	Input Clamp Voltage	V _{cc} = MIN, I _{in} = 18 mA (3)		-	-0.7	-1.2	Volts
V _{oh}	Output HIGH Voltage FCTXXX & FCT2XXX	V _{cc} = MIN	I _{oh} = 15 mA (MIL)	2.4	-	-	Volts
			I _{oh} = 24 mA (COM)	2.4	-	-	
V _{ol}	Output LOW Voltage FCTXXX	V _{cc} = MIN	I _{ol} = 32 mA (MIL)	-	-	0.50	
			I _{ol} = 48 mA (COM)	-	-	0.50	
	Output LOW Voltage FCT2XXX (25 Ω)	V _{cc} = MIN	I _{ol} = 12 mA (MIL)	-	-	0.50	
			I _{ol} = 12 mA (COM)	-	-	0.50	
R _{out}	Output Resistance FCT2XXX (25 Ω)	V _{cc} = MIN	I _{ol} = 12 mA (MIL)	21	28	38	Ω
			I _{ol} = 12 mA (COM)	24	28	35	

Notes:

1. Typical values indicate $V_{CC}=5.0\text{V}$ and $T_A=25^{\circ}\text{C}$.
2. Not more than one output should be shorted and the duration is ≤ 1 second.
3. These parameters are guaranteed by design but not tested.

4

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions (1)	Min	Max	Unit
I_{cc}	Quiescent Power Supply Current	V _{cc} = MAX, freq = 0 0V ≤ V _{in} ≤ 0.2V or V _{cc} - 0.2V ≤ V _{in} ≤ V _{cc}	-	1.5	mA
ΔI_{cc}	Supply Current per Input @ TTL HIGH	V _{cc} = MAX, V _{in} = 3.4 V, freq = 0 (2)	-	2.0	
Q_{ccd}	Supply Current per input per mHz	V _{cc} = MAX, Outputs open and enabled One bit toggling @ 50% duty cycle Other inputs at GND or V _{cc} (3,4)	-	0.25	mA/ MHz

1. For conditions shown as MIN or MAX use the appropriate values specified under DC specifications.
2. Per TTL driven input (V_i=3.4V)
3. For flipflops Q_{ccd} is measured by switching one of the data input pins so that the output changes every clock cycle. This is a measurement of device power consumption only and does not include power to drive load capacitance or tester capacitance. This parameter is guaranteed by design but not tested.
4. I_c can be computed using the above parameters as explained in the Technical Overview section.

QSFCT821/3/5T, 2821/3/5T

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Commercial $T_A=0^{\circ}\text{C}$ to 70°C , $V_{CC}=5.0\text{V}\pm 5\%$ Military $T_A=-55^{\circ}\text{C}$ to 125°C , $V_{CC}=5.0\text{V}\pm 10\%$
 Load = 50 pF, $R_{load} = 500\Omega$ unless otherwise noted

Symbol	Description	Notes (1)	821A 823A 825A 2821A 2823A 2825A		821B 823B 825B 2821B 2823B 2825B		821C 823C 825C		821D 823D		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
			t_{PHL} t_{PLH}	Clock to Y Delay $\overline{OE}=\text{low}$, FCT821/3/5 Clock to Y Delay $\overline{OE}=\text{low}$, FCT2821/3/5	Com		10.0		7.5		
Mil		11.5			8.5		7.0				
Com	2,3	20.0			15.0		12.5		12.5		
Mil	2,3	20.0			16.0		13.5				
Com		10.0			7.5						
Mil		11.5			8.5						
Com	2,3	20.0			15.0						
Mil	2,3	20.0			16.0						
t_S	Data to C_p Setup Time	Com		4.0		3.0		3.0		3.0	
		Mil		4.0		3.0		3.0			
t_H	Data to C_p Hold Time	Com		2.0		1.5		1.5		1.5	
		Mil		2.0		1.5		1.5			
t_{ENS}	\overline{EN} to C_p Setup Time	Com		4.0		3.0		3.0		3.0	
		Mil		4.0		3.0		3.0			
t_{ENH}	\overline{EN} to C_p Hold Time	Com		2.0		0.0		0.0		0.0	
		Mil		2.0		0.0		0.0			

Notes:

- 1) See Test Circuit and Waveforms. Minimums guaranteed but not tested.
- 2) This parameter is guaranteed by design but not tested.
- 3) Load = 300 pF
- 4) Load = 5 pF

QSFCT821/3/5T, 2821/3/5T

Commercial $T_A=0^{\circ}\text{C}$ to 70°C , $V_{CC}=5.0\text{V}\pm 5\%$ Military $T_A=-55^{\circ}\text{C}$ to 125°C , $V_{CC}=5.0\text{V}\pm 10\%$
 Load = 50 pF, Rload = 500Ω unless otherwise noted

Symbol	Description	Notes (1)	821A 823A 825A 2821A 2823A 2825A		821B 823B 825B 2821B 2823B 2825B		821C 823C 825C		821D 823D		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
t CLR	$\overline{\text{CLR}}$ to Y Delay 823/5	Com		11.0		9.0		8.0		7.0	ns
		Mil		12.0		9.5		8.5			
	$\overline{\text{CLR}}$ to Y Delay 2823/5	Com		11.0		9					
		Mil		12.0		9.5					
t REC	$\overline{\text{CLR}}$ to Cp Setup Time	Com	6.0		6.0		6.0		6.0		
		Mil	7.0		6.0		6.0				
t PWH t PWL	Clock Pulse Width High or Low	Com	2	7.0		6.0		6.0		6.0	
		Mil	2	7.0		6.0		6.0			
tPZH tPZL	Output Enable Time OE to Yi, FCT821-5	Com		12.0		8.0		7.0		6.5	
		Mil		13.0		9.0		8.0			
		Com	2,3	23		15		12.5		12.5	
		Mil	2,3	25		16		13.5			
	Output Enable Time OE to Yi, FCT2821-5	Com			12		8.0				
		Mil			13		9.0				
		Com	2,3	23							
		Mil	2,3	25							
tPHZ tPLZ	Output Disable Time OE to Yi	Com	2,4	7		6.5		6.2		6.2	
		Mil	2,4	8		7		6.2			
		Com	2	9		7.5		6.5		6.5	
		Mil	2	10		8		6.5			

Notes:

- 1) See Test Circuit and Waveforms. Minimums guaranteed but not tested.
- 2) This parameter is guaranteed by design but not tested.
- 3) Load = 300 pF
- 4) Load = 5 pF