

0 to 40MHz Flash Programmable 8-bit Microcontroller

1. Description

TEMIC T89C51RD2 is high performance CMOS Flash version of the 80C51 CMOS single chip 8-bit microcontroller. It contains a 64 Kbytes Flash memory block for program and for data.

The 64 Kbytes Flash memory can be programmed either in parallel mode or in serial mode with the ISP capability or with software. The programming voltage is internally generated from the standard V_{CC} pin.

The T89C51RD2 retains all features of the TEMIC 80C52 with 256 bytes of internal RAM, a 7-source 4-level interrupt controller and three timer/counters.

In addition, the T89C51RD2 has a Programmable Counter Array, an XRAM of 1024 bytes, an EEPROM of 2048 bytes, a Hardware Watchdog Timer, a more versatile serial channel that facilitates multiprocessor communication (EUART) and a speed improvement

2. Features

- 80C52 Compatible
 - 8051 pin and instruction compatible
 - Four 8-bit I/O ports (or 6 in 64/68 pins packages)
 - Three 16-bit timer/counters
 - 256 bytes scratch pad RAM
 - 7 Interrupt sources with 4 priority levels
- ISP (In System Programming) using standard V_{CC} power supply.
- Boot FLASH contains low level FLASH programming routines and a default serial loader
- High-Speed Architecture
 - 40 MHz in standard mode
 - 20 MHz in X2 mode (6 clocks/machine cycle)
- 64K bytes on-chip Flash program / data Memory
 - Byte and page (128 bytes) erase and write
 - 10k write cycles
- On-chip 1024 bytes expanded RAM (XRAM)
 - Software selectable size (0, 256, 512, 768, 1024 bytes)
 - 768 bytes selected at reset for T87C51RD2 compatibility

mechanism (X2 mode). Pinout is either the standard 40/ 44 pins of the C52 or an extended version with 6 ports in a 64/68 pins package.

The fully static design of the T89C51RD2 allows to reduce system power consumption by bringing the clock frequency down to any value, even DC, without loss of data.

The T89C51RD2 has 2 software-selectable modes of reduced activity for further reduction in power consumption. In the idle mode the CPU is frozen while the peripherals and the interrupt system are still operating. In the power-down mode the RAM is saved and all other functions are inoperative.

The added features of the T89C51RD2 makes it more powerful for applications that need pulse width modulation, high speed I/O and counting capabilities such as alarms, motor control, corded phones, smart card readers.

- Dual Data Pointer
- Variable length MOVX for slow RAM/peripherals
- Improved X2 mode with independant selection for CPU and each peripheral
- 2 k bytes EEPROM block for data storage
 - 100K Write cycle
- Programmable Counter Array with:
 - High Speed Output,
 - Compare / Capture,
 - Pulse Width Modulator,
 - Watchdog Timer Capabilities
- Asynchronous port reset
- Full duplex Enhanced UART
- Low EMI (inhibit ALE)
- Hardware Watchdog Timer (One-time enabled with Reset-Out)
- Power control modes:
 - Idle Mode.
 - Power-down mode.
 - Power-off Flag.




- Power supply: 5V +/- 10% or 3V 10,+20% (Metal option)
- Temperature ranges: Commercial (0 to +70C) and industrial (-40 to +85C).
- Packages: PDIL40, PLCC44, VQFP44, PLCC68, VQFP64

Table 1. Memory Size

PDIL40 PLCC44 VQFP44 1.4	Flash (bytes)	EEPROM (bytes)	XRAM (bytes)	TOTAL RAM (bytes)	I/O
T89C51RD2	64k	2k	1024	1280	32

PLCC68 VOFP64 1.4	Flash (bytes)	EEPROM (bytes)	XRAM (bytes)	TOTAL RAM (bytes)	I/O	
T89C51RD2			1024	1280	48	

3. Block Diagram



4. SFR Mapping

Semiconductors

ΓΕΜΙϹ

The Special Function Registers (SFRs) of the T89C51RD2 fall into the following categories:

- C51 core registers: ACC, B, DPH, DPL, PSW, SP, AUXR1
- I/O port registers: P0, P1, P2, P3. P4, P5
- Timer registers: T2CON, T2MOD, TCON, TH0, TH1, TH2, TMOD, TL0, TL1, TL2, RCAP2L, RCAP2H
- Serial I/O port registers: SADDR, SADEN, SBUF, SCON
- Power and clock control registers: PCON
- Hardware Watchdog Timer register: WDTRST, WDTPRG
- Interrupt system registers: IE, IP, IPH
- Flash and EEPROM registers: FCON, EECON, EETIM
- Others: AUXR, AUXR1; CKCON

Table below shows all SFRs with their address and their reset value.

	Bit address- able		Non Bit addressable							
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F		
F8h		CH 0000 0000	CCAP0H XXXX XXXX	CCAP1H XXXX XXXX	CCAPL2H XXXX XXXX	CCAPL3H XXXX XXXX	CCAPL4H XXXX XXXX		FFh	
F0h	B 0000 0000								F7h	
E8h	P5 bit addressable 1111 1111	CL 0000 0000	CCAP0L XXXX XXXX	CCAP1L XXXX XXXX	CCAPL2L XXXX XXXX	CCAPL3L XXXX XXXX	CCAPL4L XXXX XXXX		EFh	
E0h	ACC 0000 0000								E7h	
D8h	CCON 00X0 0000	CMOD 00XX X000	CCAPM0 X000 0000	CCAPM1 X000 0000	CCAPM2 X000 0000	CCAPM3 X000 0000	CCAPM4 X000 0000		DFh	
D0h	PSW 0000 0000	FCON* XXXX 0000	EECON XXXX XX00	EETIM 0000 0000					D7h	
C8h	T2CON 0000 0000	T2MOD XXXX XX00	RCAP2L 0000 0000	RCAP2H 0000 0000	TL2 0000 0000	TH2 0000 0000			CFh	
C0h	P4 bit addressable 1111 1111							P5 byte addressable 1111 1111	C7h	
B8h	IP X000 000	SADEN 0000 0000							BFh	
B0h	P3 1111 1111							IPH X000 0000	B7h	
A8h	IE 0000 0000	SADDR 0000 0000							AFh	
A0h	P2 1111 1111		AUXR1 XXXX 00X0				WDTRST XXXX XXXX	WDTPRG XXXX X000	A7h	
98h	SCON 0000 0000	SBUF XXXX XXXX							9Fh	
90h	P1 1111 1111								97h	
88h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000	AUXR XX0X 1000	CKCON X000 0000	8Fh	
80h	P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 00X1 0000	87h	
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	1	




reserved

FCON access is reserved for the Flash API and ISP software.




5. Pin Configuration



*NIC: No Internal Connection





EMIC

Semiconductors

Table 2. Pin description for 40/44 pin packages

Maria	Pin Number		Туре	Name and Function			
Mnemonic	DIL	LCC	LCC VQFP 1.4		Name and Function		
V _{SS}	20	22	16	Ι	Ground: 0V reference		
Vss1		1	39	Ι	Optional Ground: Contact the Sales Office for ground connection.		
V _{CC}	40	44	38	Ι	Power Supply: This is the power supply voltage for normal, idle and power- down operation		
P0.0-P0.7	39-32	43-36	37-30	I/O	Port 0 : Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high impedance inputs. Port 0 must be polarized to V_{CC} or V_{SS} in order to prevent any parasitic current consumption. Port 0 is also the multiplexed low-order address and data bus during access to external program and data memory. In this application, it uses strong internal pull-up when emitting 1s. Port 0 also inputs the code bytes during EPROM programming. External pull-ups are required during program verification during which P0 outputs the code bytes.		
P1.0-P1.7	1-8	2-9	40-44 1-3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current because of the internal pull-ups. Port 1 also receives the low-order address byte during memory programming and verification. Alternate functions for TSC8x54/58 Port 1 include:		
	1	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/Clockout		
	2	3	41	Ι	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control		
	3	4	42	Ι	ECI (P1.2): External Clock for the PCA		
	4	5	43	I/O	CEX0 (P1.3): Capture/Compare External I/O for PCA module 0		
	5	6	44	I/O	CEX1 (P1.4): Capture/Compare External I/O for PCA module 1		
	6	7	1	I/O	CEX2 (P1.5): Capture/Compare External I/O for PCA module 2		
	7	8	2	I/O	CEX3 (P1.6): Capture/Compare External I/O for PCA module 3		
	8	9	3	I/O	CEX4 (P1.7): Capture/Compare External I/O for PCA module 4		
P2.0-P2.7	21-28	24-31	18-25	ΙΟ	Port 2 : Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pull-ups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR).In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR. Some Port 2 pins receive the high order address bits during EPROM programming and verification: P2.0 to P2.5 for RB devices P2.0 to P2.7 for RD devices.		
P3.0-P3.7	10-17	11, 13-19	5, 7-13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pull-ups. Port 3 also serves the special features of the 80C51 family, as listed below.		
	10	11	5	Ι	RXD (P3.0): Serial input port		
	11	13	7	0	TXD (P3.1): Serial output port		
	12	14	8	Ι	INTO (P3.2): External interrupt 0		
	13	15	9	Ι	INT1 (P3.3): External interrupt 1		
	14	16	10	Ι	T0 (P3.4): Timer 0 external input		
	15	17	11	Ι	T1 (P3.5): Timer 1 external input		
	16	18	12	Ο	WR (P3.6): External data memory write strobe		



Table	2.	Pin	description	for	40/44	pin	packages
						P	providence

	Pin Number			T				
Mnemonic	DIL	LCC	VQFP 1.4	Туре	Name and Function			
	17	19	13	0	RD (P3.7): External data memory read strobe			
Reset	9	10	4	I/O	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} . This pin is an output when the hardware watchdog forces a system reset.			
ALE/PROG	30	33	27	O (I)	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (1/3 in X2 mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during Flash programming. ALE can be disabled by setting SFR's AUXR.0 bit. With this bit set, ALE will be inactive during internal fetches.			
PSEN	29	32	26	0	Program Store ENable: The read strobe to external program memory. When executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.			
EA	31	35	29	Ι	External Access Enable: $\overline{\text{EA}}$ must be externally held low to enable the device to fetch code from external program memory locations 0000H to FFFFH (RD). If security level 1 is programmed, $\overline{\text{EA}}$ will be internally latched on Reset.			
XTAL1	19	21	15	Ι	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.			
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier			



5.1. Pin Description for 64/68 pin Packages

Port 4 and Port 5 are 8-bit bidirectional I/O ports with internal pull-ups. Pins that have 1 written to them are pulled high by the internal pull ups and can be used as inputs.

As inputs, pins that are externally pulled low will source current because of the internal pull-ups.

Refer to the previous pin description for other pins.

		SQUARE		
	PLCC68	VQFP64 1.4		
Maa	51 10	~		
VSS VCC	51, 18 17	9/40		
P0.0	17	6		
P0.0 P0.1	13	5		
P0.1 P0.2	14	3		
P0.2 P0.3		2		
	11 9	64		
P0.4 P0.5				
P0.5 P0.6	6	61 60		
P0.6 P0.7	5	59		
P0.7 P1.0	19	10		
P1.0 P1.1	21	10		
P1.1 P1.2	21	12		
P1.2 P1.3	22			
P1.3 P1.4	23	14		
P1.4 P1.5	25			
P1.5 P1.6	27	18		
		19		
P1.7 P2.0	29	20		
	54	43		
P2.1	55	44		
P2.2	56	45		
P2.3	58	47		
P2.4	59	48		
P2.5	61	50		
P2.6	64	53		
P2.7	65	54		
P3.0	34	25		
P3.1	39	28		
P3.2	40	29		
P3.3	41	30		
P3.4	42	31		
P3.5	43	32		
P3.6	45	34		
P3.7	47	36		
RESET	30	21		
ALE/PROG	68	56		
PSEN	67	55		
EA	2	58		
XTAL1	49	38		
XTAL2	48	37		
P4.0	20	11		
P4.1	24	15		
P4.2	26	17		
P4.3	44	33		
P4.4	46	35		
P4.5	50	39		
P4.6	53	42		
P4.7	57	46		
P5.0	60	49		
P5.1	62	51		
P5.2	63	52		
P5.3	7	62		
P5.4	8	63		
P5.5	10	1		
P5.6	13	4		
		7		



6. Enhanced Features

In comparison to the original 80C52, the T89C51RD2 implements some new features, which are:

- The X2 option.
- The Dual Data Pointer.
- The extended RAM.
- The Programmable Counter Array (PCA).
- The Watchdog.
- The 4 level interrupt priority system.
- The power-off flag.
- The ONCE mode.
- The ALE disabling.
- Some enhanced features are also located in the UART and the timer 2.

6.1. X2 Feature and Clock Generation

The T89C51RD2 core needs only 6 clock periods per machine cycle. This feature called "X2" provides the following advantages:

- Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
- Save power consumption while keeping same CPU power (oscillator power saving).
- Save power consumption by dividing dynamically operating frequency by 2 in operating and idle modes.
- Increase CPU power by 2 while keeping same crystal frequency.

In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 signal and the main clock input of the core (phase generator). This divider may be disabled by software.

6.1.1. Description

The clock for the whole circuit and peripheral is first divided by two before being used by the CPU core and peripherals. This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%. Figure 1. shows the clock generation block diagram. X2 bit is validated on XTAL1+2 rising edge to avoid glitches when switching from X2 to STD mode. Figure 2. shows the mode switching waveforms.




Figure 1. Clock Generation Diagram






Figure 2. Mode Switching Waveforms

The X2 bit in the CKCON register (See Table 3.) allows to switch from 12 clock periods per instruction to 6 clock periods and vice versa. At reset, the standard speed is activated (STD mode). Setting this bit activates the X2 feature (X2 mode).

The T0X2, T1X2, T2X2, SiX2, PcaX2 and WdX2 bits in the CKCON register (See Table 3.) allow to switch from standard peripheral speed (12 clock periods per peripheral clock cycle) to fast peripheral speed (6 clock periods per peripheral clock cycle). These bits are active only in X2 mode.

More information about the X2 mode can be found in the application note ANM072 "How to take advantage of the X2 features in TS80C51 microcontroller?"

7	6	5	4	3	2	1	0				
-	WdX2	PcaX2	SiX2	T2X2	T1X2	T0X2	X2				
Bit Number	Bit Mnemonic			Descrip	tion						
7	-	Reserved									
6	WdX2	Clear to select 6	Watchdog clock (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no effect) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.								
5	PcaX2	low, this bit has no ef Clear to select 6	Programmable Counter Array clock (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no effect) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.								
4	SiX2	is low, this bit has no Clear to select 6	Enhanced UART clock (Mode 0 and 2) (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no effect) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.								
3	T2X2	Timer2 clock (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no effect) Clear to select 6 clock periods per peripheral clock cycle.Set to select 12 clock periods per peripheral clock cycle.									
2	T1X2	Timer1 clock (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no efference of the clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle									

Table 3. CKCON Register

CKCON - Clock Control Register (8Fh)

TEMIC Semiconductors

Bit Number	Bit Mnemonic	Description
1	T0X2	Timer0 clock (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no effect) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle
0	X2	CPU clock Clear to select 12 clock periods per machine cycle (STD mode) for CPU and all the peripherals. Set to select 6clock periods per machine cycle (X2 mode) and to enable the individual peripherals "X2" bits.

Reset Value = X000 0000b Not bit addressable



6.2. Dual Data Pointer Register Ddptr

The additional data pointer can be used to speed up code execution and reduce code size.

The dual DPTR structure is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 (See Table 4.) that allows the program code to switch between them (Refer to Figure 3).




Figure 3. Use of Dual Pointer

 AUXR1 Address 0A2H			-	-	-	GF3	0	-	DPS
	Reset value	X	X	X	X	0	0	Х	0
Symbol	Function								
-	- Not implemented, reserved for future use. ^a								
DPS Data Pointer Selection.									
	DPS	Operating Mode							
	0	DPTR0 Selected							
1 DPTR1 Selected									
GF3	This bit is a g	general purpo	se user fla	g ^b .					

Table 4. AUXR1: Auxiliary Register 1

a. User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new feature. In that case, the reset value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

b. Bit 2 stuck at 0; this allows to use INC AUXR1 to toggle DPS without changing GF3.

Application

Software can take advantage of the additional data pointers to both increase speed and reduce code size, for example, block operations (copy, compare, search ...) are well served by using one data pointer as a 'source' pointer and the other one as a "destination" pointer.

ASSEMBLY LANGUAGE



; Block move using dual data pointers ; Modifies DPTR0, DPTR1, A and PSW ; note: DPS exits opposite of entry state ; unless an extra INC AUXR1 is added 00A2 AUXR1 EQU 0A2H 0000 909000MOV DPTR,#SOURCE ; address of SOURCE 0003 05A2 INC AUXR1 ; switch data pointers 0005 90A000 MOV DPTR,#DEST ; address of DEST 0008 LOOP: 0008 05A2 INC AUXR1 ; switch data pointers 000A E0 MOVX A, @DPTR ; get a byte from SOURCE 000B A3 INC DPTR ; increment SOURCE address 000C 05A2 INC AUXR1 ; switch data pointers 000E F0 MOVX @DPTR,A ; write the byte to DEST 000F A3 INC DPTR ; increment DEST address 0010 70F6JNZ LOOP ; check for 0 terminator 0012 05A2 INC AUXR1 ; (optional) restore DPS

INC is a short (2 bytes) and fast (12 clocks) way to manipulate the DPS bit in the AUXR1 SFR. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry. Observe that without the last instruction (INC AUXR1), the routine will exit with DPS in the opposite state.



6.3. Expanded RAM (XRAM)

The T89C51RD2 provide additional Bytes of random access memory (RAM) space for increased data parameter handling and high level language usage.

T89C51RD2 devices have expanded RAM in external data space; Maximum size and location are described in Table 5.

Table 5	5.	Description	of	expanded	RAM
---------	----	-------------	----	----------	-----

Port	Port XRAM size	Address					
1011		Start	End				
T89C51RD2	1024	00h	3FFh				

The T89C51RD2 has internal data memory that is mapped into four separate segments.

The four segments are:

- 1. The Lower 128 bytes of RAM (addresses 00H to 7FH) are directly and indirectly addressable.
- 2. The Upper 128 bytes of RAM (addresses 80H to FFH) are indirectly addressable only.
- 3. The Special Function Registers, SFRs, (addresses 80H to FFH) are directly addressable only.
- 4. The expanded RAM bytes are indirectly accessed by MOVX instructions, and with the EXTRAM bit cleared in the AUXR register. (See Table 6.)

The Lower 128 bytes can be accessed by either direct or indirect addressing. The Upper 128 bytes can be accessed by indirect addressing only. The Upper 128 bytes occupy the same address space as the SFR. That means they have the same address, but are physically separate from SFR space.




Figure 4. Internal and External Data Memory Address

When an instruction accesses an internal location above address 7FH, the CPU knows whether the access is to the upper 128 bytes of data RAM or to SFR space by the addressing mode used in the instruction.

- Instructions that use direct addressing access SFR space. For example: MOV 0A0H, # data ,accesses the SFR at location 0A0H (which is P2).
- Instructions that use indirect addressing access the Upper 128 bytes of data RAM. For example: MOV @R0, # data where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

- The XRAM bytes can be accessed by indirect addressing, with EXTRAM bit cleared and MOVX instructions. This part of memory which is physically located on-chip, logically occupies the first bytes of external data memory. The bits XRS0 and XRS1 are used to hide a part of the available XRAM as explained in Table 6. This can be useful if external peripherals are mapped at addresses already used by the internal XRAM.
- With EXTRAM = 0, the XRAM is indirectly addressed, using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. An access to XRAM will not affect ports P0, P2, P3.6 (\overline{WR}) and P3.7 (\overline{RD}). For example, with EXTRAM = 0, MOVX @R0, # data where R0 contains 0A0H, accesses the XRAM at address 0A0H rather than external memory. An access to external data memory locations higher than the accessible size of the XRAM will be performed with the MOVX DPTR instructions in the same way as in the standard 80C51, so with P0 and P2 as data/address busses, and P3.6 and P3.7 as write and read timing signals. Accesses to XRAM above 0FFH can only be done thanks to the use of DPTR.
- With <u>EXTRAM = 1</u>, MOVX @Ri and MOVX @DPTR will be similar to the standard 80C51. MOVX @ Ri will provide an eight-bit address multiplexed with data on Port0 and any output port pins can be used to output higher order address bits. This is to provide the external paging capability. MOVX @DPTR will generate a sixteen-bit address. Port2 outputs the high-order eight address bits (the contents of DPH) while Port0 multiplexes the low-order eight address bits (DPL) with data. MOVX @ Ri and MOVX @DPTR will generate either read or write signals on P3.6 (WR) and P3.7 (RD).

The stack pointer (SP) may be located anywhere in the 256 bytes RAM (lower and upper RAM) internal data memory. The stack may not be located in the XRAM.

The M0 bit allows to stretch the XRAM timings; if M0 is set, the read and write pulses are extended from 6 to 30 clock periods. This is useful to access external slow peripherals. The M0 bit must be set prior any access to the integrated EEPROM memory.

AUXR Address 08EH		-	-	MO	-	XRS1	XRS0	EXTRAM	AO			
	Reset value	X	X	0	X	1	0	0	0			
Symbol					Funct	ion						
-	Not implemented,	reserved for	served for future use. ^a									
AO	Disable/Enable Al	LE										
	AO	Operating	Mode									
	0	ALE is er	E is emitted at a constant rate of 1/6 the oscillator frequency (or 1/3 if X2 mode is used)									
	1	ALE is ac	E is active only during a MOVX or MOVC instruction									
EXTRAM	Internal/External I	RAM (00H-I	I (00H-FFH) access using MOVX @ Ri/ @ DPTR									
	EXTRAM	Operating	Operating Mode									
	0	Internal X	RAM acc	ess using l	MOVX @	Ri/ @ DP	TR					
	1	External d	lata memo	ry access								
XRS0 XRS1	XRAM size: Acce	essible size of	of the XR.	АМ								
	XRS1:0	XRAM si	ze									
	0 0	256 bytes										
	0 1	512 bytes										
	1 0	768 bytes	(default)									
	1 1	1024 byte	s									
M0	Stretch MOVX co	ontrol: the R	D/ and the	e WR/ pul	se length i	s increased	1 accordin	g to the value	e of M0			
	M0	Pulse leng	th in cloc	k period								
	0	6										
	1	30										

Table 6. Auxiliary Register AUXR

a. User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.



6.4. Timer 2

The timer 2 in the T89C51RD2 is compatible with the timer 2 in the 80C52.

It is a 16-bit timer/counter: the count is maintained by two eight-bit timer registers, TH2 and TL2, connected in cascade. It is controlled by T2CON register (See Table 7) and T2MOD register (See Table 8). Timer 2 operation is similar to Timer 0 and Timer 1. C/T2 selects $F_{OSC}/12$ (timer operation) or external pin T2 (counter operation) as the timer clock input. Setting TR2 allows TL2 to be incremented by the selected input.

Timer 2 has 3 operating modes: capture, autoreload and Baud Rate Generator. These modes are selected by the combination of RCLK, TCLK and $CP/\overline{RL2}$ (T2CON), as described in the TEMIC 8-bit Microcontroller Hardware description.

Refer to the TEMIC 8-bit Microcontroller Hardware description for the description of Capture and Baud Rate Generator Modes.

In T89C51RD2 Timer 2 includes the following enhancements:

- Auto-reload mode with up or down counter
- Programmable clock-output

6.4.1. Auto-Reload Mode

The auto-reload mode configures timer 2 as a 16-bit timer or event counter with automatic reload. If DCEN bit in T2MOD is cleared, timer 2 behaves as in 80C52 (refer to the TEMIC 8-bit Microcontroller Hardware description). If DCEN bit is set, timer 2 acts as an Up/down timer/counter as shown in Figure 5. In this mode the T2EX pin controls the direction of count.

When T2EX is high, timer 2 counts up. Timer overflow occurs at FFFFh which sets the TF2 flag and generates an interrupt request. The overflow also causes the 16-bit value in RCAP2H and RCAP2L registers to be loaded into the timer registers TH2 and TL2.

When T2EX is low, timer 2 counts down. Timer underflow occurs when the count in the timer registers TH2 and TL2 equals the value stored in RCAP2H and RCAP2L registers. The underflow sets TF2 flag and reloads FFFFh into the timer registers.

The EXF2 bit toggles when timer 2 overflows or underflows according to the direction of the count. EXF2 does not generate any interrupt. This bit can be used to provide 17-bit resolution.






Figure 5. Auto-Reload Mode Up/Down Counter (DCEN = 1)

6.4.2. Programmable Clock-Output

In the clock-out mode, timer 2 operates as a 50%-duty-cycle, programmable clock generator (See Figure 6). The input clock increments TL2 at frequency $F_{OSC}/2$. The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency as a function of the system oscillator frequency and the value in the RCAP2H and RCAP2L registers :

$$Clock - OutFrequency = \frac{F_{osc}}{4 \times (65536 - RCAP2H/RCAP2L)}$$

For a 16 MHz system clock, timer 2 has a programmable frequency range of 61 Hz $(F_{OSC}/2^{16})$ to 4 MHz $(F_{OSC}/4)$. The generated clock signal is brought out to T2 pin (P1.0).

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.
- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or a different one depending on the application.
- To start the timer, set TR2 run control bit in T2CON register.



It is possible to use timer 2 as a baud rate generator and a clock generator simultaneously. For this configuration, the baud rates and clock frequencies are not independent since both functions use the values in the RCAP2H and RCAP2L registers.




Figure 6. Clock-Out Mode $C/\overline{T2} = 0$

Table 7. T2CON Register

T2CON - Timer 2 Control Register (C8h)

7	6	5	4									
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#					
Bit Number	Bit Mnemonic			Descrip	otion							
7	TF2	Timer 2 overflow Fl Must be cleared Set by hardware	by software.	ow, if $\mathbf{RCLK} = 0$ and	d TCLK = 0.							
6	EXF2	When set, cause	are or a reload is c s the CPU to vector	aused by a negative or to timer 2 interru 2 doesn't cause an	pt routine when tin	ner 2 interrupt is e	enabled.					
5	RCLK			ceive clock for seri ive clock for serial								
4	TCLK			ansmit clock for ser smit clock for seria								
3	EXEN2		events on T2EX pi	n for timer 2 opera nen a negative trans		is detected, if tim	er 2 is not used to					
2	TR2	Timer 2 Run contro Clear to turn off Set to turn on tir	timer 2.									
1	C/T2#	Clear for timer of	 imer/Counter 2 select bit Clear for timer operation (input from internal clock system: F_{OSC}). Set for counter operation (input from T2 input pin, falling edge trigger). Must be 0 for clock out mode. 									
0	CP/RL2#	Clear to auto-rel	CLK=1, CP/RL2# oad on timer 2 ov	# is ignored and time erflows or negative ons on T2EX pin if	transitions on T2E							

Reset Value = 0000 0000b Bit addressable

TEMIC Semiconductors

T89C51RD2

Table 8. T2MOD Register

T2MOD - Timer 2 Mode Control Register (C9h)

7	6	5	4	3	2	1	0
-	-	-	-			T2OE	DCEN
Bit Number	Bit Mnemonic			Descrij	ption		
7	-	Reserved The value read	from this bit is inde	terminate. Do not	set this bit.		
6	-	Reserved The value read	from this bit is inde	terminate. Do not	set this bit.		
5	-	Reserved The value read	from this bit is inde	terminate. Do not	set this bit.		
4	-	Reserved The value read	from this bit is inde	terminate. Do not	set this bit.		
3	-	Reserved The value read	from this bit is inde	terminate. Do not	set this bit.		
2	-	Reserved The value read	from this bit is inde	terminate. Do not	set this bit.		
1	T2OE		able bit n P1.0/T2 as clock P1.0/T2 as clock ou				
0	DCEN		ble bit timer 2 as up/down ner 2 as up/down co				

Reset Value = XXXX XX00b Not bit addressable

6.5. Programmable Counter Array PCA

The PCA provides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages include reduced software overhead and improved accuracy. The PCA consists of a dedicated timer/ counter which serves as the time base for an array of five compare/ capture modules. Its clock input can be programmed to count any one of the following signals:

- Oscillator frequency \div 12 (\div 6 in X2 mode)
- Oscillator frequency $\div 4$ ($\div 2$ in X2 mode)
- Timer 0 overflow
- External input on ECI (P1.2)

Each compare/capture modules can be programmed in any one of the following modes:

- rising and/or falling edge capture,
- software timer,
- high-speed output, or
- pulse width modulator.

Module 4 can also be programmed as a watchdog timer (See Section "PCA Watchdog Timer", page 31).

When the compare/capture modules are programmed in the capture mode, software timer, or high speed output mode, an interrupt can be generated when the module executes its function. All five modules plus the PCA timer overflow share one interrupt vector.

The PCA timer/counter and compare/capture modules share Port 1 for external I/O. These pins are listed below. If the port is not used for the PCA, it can still be used for standard I/O.

PCA component	External I/O Pin
16-bit Counter	P1.2 / ECI
16-bit Module 0	P1.3 / CEX0
16-bit Module 1	P1.4 / CEX1
16-bit Module 2	P1.5 / CEX2
16-bit Module 3	P1.6 / CEX3
16-bit Module 4	P1.7 / CEX4

The PCA timer is a common time base for all five modules (See Figure 7). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR (See Table 9) and can be programmed to run at:

- 1/12 the oscillator frequency. (Or 1/6 in X2 Mode)
- 1/4 the oscillator frequency. (Or 1/2 in X2 Mode)
- The Timer 0 overflow
- The input on the ECI pin (P1.2)






Figure 7. PCA Timer/Counter

CMOD dress 0D9H			CIDL	WDTE	-	-	-	CPS1	CPS0	ECF
	Reset	value	0	0	Х	X	Х	0	0	0
Symbol	Functio	n								
CIDL			trol: CIDL $\lambda = 1$ progr	1 0				nue functio	oning durin	g
WDTE		og Timer = 1 enab	Enable: W les it.	DTE = 0 c	lisables W	atchdog Ti	imer functi	ion on PC	A Module	4.
-	Not im	ot implemented, reserved for future use. ^a								
CPS1	PCA C	ount Puls	e Select bit	1.						
CPS0	PCA C	ount Puls	e Select bit	0.						
	CPS1	CPS0	Selected P	CA input. ^b						
	0	0	Internal clo	ock f _{osc} /12	(Or f _{osc} /	6 in X2 M	lode).			
	0	1	Internal clo	ock f _{osc} /4 (Or f _{osc} /2	in X2 Mo	ode).			
	1	0	Timer 0 O	verflow						
	1	1	External cl	ock at EC	I/P1.2 pin	(max rate	$= f_{osc}/8)$			
ECF			nter Overfl 0 disables		-		CF bit in	CCON to	generate a	ın

Table 9. CMOD: PCA Counter Mode Register

a. User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

b. $f_{osc} = oscillator frequency$

The CMOD SFR includes three additional bits associated with the PCA (See Figure 7 and Table 9).

- The CIDL bit which allows the PCA to stop during idle mode.
- The WDTE bit which enables or disables the watchdog function on module 4.

• The ECF bit which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows.

The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (Refer to Table 10).

- Bit CR (CCON.6) must be set by software to run the PCA. The PCA is shut off by clearing this bit.
- Bit CF: The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set. The CF bit can only be cleared by software.
- Bits 0 through 4 are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software.

CCON dress 0D8H		CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0
	Reset value	0	0	X	0	0	0	0	0
Symbol	Function								
CF	PCA Counter Ove an interrupt if bit can only be cleared	ECF in C	MOD is s					U	ut
CR	PCA Counter Run by software to tur		-		turn the I	PCA count	er on. Mu	st be clear	ed
-	Not implemented,	reserved	for future	use. ^a					
CCF4	PCA Module 4 in cleared by softwar		g. Set by	hardware v	when a ma	tch or cap	ture occur	s. Must be	
CCF3	PCA Module 3 in cleared by softwar		g. Set by	hardware v	when a ma	tch or cap	ture occur	s. Must be	
CCF2	PCA Module 2 in cleared by softwar		g. Set by	hardware v	when a ma	tch or cap	ture occur	s. Must be	
CCF1	PCA Module 1 in cleared by softwar		g. Set by	hardware v	when a ma	tch or cap	ture occur	s. Must be	
CCF0	PCA Module 0 in cleared by softwar		g. Set by	hardware v	when a ma	tch or cap	ture occur	s. Must be	

Table 10. CCON: PCA Counter Control Register

a. User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

The watchdog timer function is implemented in module 4 (See Figure 10).

The PCA interrupt system is shown in Figure 8




Figure 8. PCA Interrupt System

PCA Modules: each one of the five compare/capture modules has six possible functions. It can perform:

- 16-bit Capture, positive-edge triggered,
- 16-bit Capture, negative-edge triggered,
- 16-bit Capture, both positive and negative-edge triggered,
- 16-bit Software Timer,
- 16-bit High Speed Output,
- 8-bit Pulse Width Modulator.

In addition, module 4 can be used as a Watchdog Timer.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (See Table 11). The registers contain the bits that control the mode that each module will operate in.

- The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module.
- PWM (CCAPMn.1) enables the pulse width modulation mode.
- The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register.
- The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.
- The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition.
- The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function.

Table 12 shows the CCAPMn settings for the various PCA functions.





Table 11. CCAPMn: PCA Modules Compare/Capture Control Registers

				-	-		0			
 PMn Address n = 0 - 4	CCAPM0=0DAH CCAPM1=0DBH CCAPM2=0DCH CCAPM3=0DDH CCAPM4=0DEH									
		-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMm	ECCFn	
	Reset value	Х	0	0	0	0	0	0	0	
Symbol	Function									
-	Not implemented,	reserved	for future	use. ^a						
ECOMn	Enable Comparate	or. ECOM	n = 1 enab	oles the co	mparator f	unction.				
CAPPn	Capture Positive,	CAPPn =	1 enables	positive e	dge capture	e.				
CAPNn	Capture Negative,	CAPNn =	= 1 enables	s negative	edge capti	ıre.				
MATn	Match. When MA register causes the							pare/captu	re	
TOGn	00	oggle. When TOGn = 1, a match of the PCA counter with this module's compare/capture egister causes the CEXn pin to toggle.								
PWMn	Pulse Width Modu modulated output.	lse Width Modulation Mode. PWMn = 1 enables the CEXn pin to be used as a pulse width dulated output.								
ECCFn	Enable CCF interr an interrupt.	upt. Enabl	es compar	e/capture f	lag CCFn	in the CCC	ON registe	r to genera	ite	

a. User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMm	ECCFn	Module Function
0	0	0	0	0	0	0	No Operation
X	1	0	0	0	0	X	16-bit capture by a positive-edge trigger on CEXn
X	0	1	0	0	0	Х	16-bit capture by a negative trigger on CEXn
X	1	1	0	0	0	Х	16-bit capture by a transition on CEXn
1	0	0	1	0	0	Х	16-bit Software Timer / Compare mode.
1	0	0	1	1	0	Х	16-bit High Speed Output
1	0	0	0	0	1	0	8-bit PWM
1	0	0	1	Х	0	Х	Watchdog Timer (module 4 only)

 Table 12. PCA Module Modes (CCAPMn Registers)

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output (See Table 13 & Table 14)

Table 13.	CCAPnH:	PCA	Modules	Capture/Compare	Registers	High
						8

CCAPnH Address n = 0 - 4	CCAP0H=0FAH CCAP1H=0FBH CCAP2H=0FCH CCAP3H=0FDH CCAP4H=0FEH								
		7	6	5	4	3	2	1	0
	Reset value	0	0	0	0	0	0	0	0

Table 14. CCAPnL: PCA Modules Capture/Compare Registers Low

CCAPnL Address n = 0 - 4	CCAP0L=0EAH CCAP1L=0EBH CCAP2L=0ECH CCAP3L=0EDH CCAP4L=0EEH								
		7	6	5	4	3	2	1	0
	Reset value	0	0	0	0	0	0	0	0

 Table 15. CH: PCA Counter High

CH Address 0F9H									
		7	6	5	4	3	2	1	0
	Reset value	0	0	0	0	0	0	0	0


 Table 16. CL: PCA Counter Low

CL Address 0E9H									
		7	6	5	4	3	2	1	0
	Reset value	0	0	0	0	0	0	0	0

6.5.1. PCA Capture Mode

To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated (Refer to Figure 9).






6.5.2. 16-bit Software Timer / Compare Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (See Figure 10).





* Only for Module 4

Figure 10. PCA Compare Mode and PCA Watchdog Timer

Before enabling ECOM bit, CCAPnL and CCAPnH should be set with a non zero value, otherwise an unwanted match could happen. Writing to CCAPnH will set the ECOM bit.

Once ECOM set, writing CCAPnL will clear ECOM so that an unwanted match doesn't occur while modifying the compare value. Writing to CCAPnH will set ECOM. For this reason, user software should write CCAPnL first, and then CCAPnH. Of course, the ECOM bit can still be controlled by accessing to CCAPMn register.

6.5.3. High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (See Figure 11).

A prior write must be done to CCAPnL and CCAPnH before writing the ECOMn bit.




Figure 11. PCA High Speed Output Mode

Before enabling ECOM bit, CCAPnL and CCAPnH should be set with a non zero value, otherwise an unwanted match could happen.

Once ECOM set, writing CCAPnL will clear ECOM so that an unwanted match doesn't occur while modifying the compare value. Writing to CCAPnH will set ECOM. For this reason, user software should write CCAPnL first, and then CCAPnH. Of course, the ECOM bit can still be controlled by accessing to CCAPMn register.

6.5.4. Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 12 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn



SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. This allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.




Figure 12. PCA PWM Mode

6.5.5. PCA Watchdog Timer

An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a watchdog. However, this module can still be used for other modes if the watchdog is not needed. Figure 10 shows a diagram of how the watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

In order to hold off the reset, the user has three options:

- 1. periodically change the compare value so it will never match the PCA timer,
- 2. periodically change the PCA timer value so it will never match the compare values, or
- 3. disable the watchdog by clearing the WDTE bit before a match occurs and then re-enable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second option is also not recommended if other PCA modules are being used. Remember, the PCA timer is the time base for all modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

This watchdog timer won't generate a reset out on the reset pin.



6.6. Serial I/O Port

The serial I/O port in the T89C51RD2 is compatible with the serial I/O port in the 80C52.

It provides both synchronous and asynchronous communication modes. It operates as an Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates

Serial I/O port includes the following enhancements:

- Framing error detection
- Automatic address recognition

6.6.1. Framing Error Detection

Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON register (See Figure 13).




Figure 13. Framing Error Block Diagram

When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register (See Table 17.) bit is set.

Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the last data bit (See Figure 14. and Figure 15.).




Figure 14. UART Timings in Mode 1






Figure 15. UART Timings in Modes 2 and 3

6.6.2. Automatic Address Recognition

The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled (SM2 bit in SCON register is set).

Implemented in hardware, automatic address recognition enhances the multiprocessor communication feature by allowing the serial port to examine the address of each incoming command frame. Only when the serial port recognizes its own address, the receiver sets RI bit in SCON register to generate an interrupt. This ensures that the CPU is not interrupted by command frames addressed to other devices.

If desired, you may enable the automatic address recognition feature in mode 1. In this configuration, the stop bit takes the place of the ninth data bit. Bit RI is set only when the received command frame address matches the device's address and is terminated by a valid stop bit.

To support automatic address recognition, a device is identified by a given address and a broadcast address.

NOTE: The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e. setting SM2 bit in SCON register in mode 0 has no effect).

6.6.3. Given Address

Each device has an individual address that is specified in SADDR register; the SADEN register is a mask byte that contains don't-care bits (defined by zeros) to form the device's given address. The don't-care bits provide the flexibility to address one or more slaves at a time. The following example illustrates how a given address is formed. To address a device by its individual address, the SADEN mask byte must be 1111 1111b. For example:

SADDR	0101 0110b
<u>SADEN</u>	<u>1111 1100b</u>
Given	0101 01XXb

The following is an example of how to use given addresses to address different slaves:

Slave A:	SADDR <u>SADEN</u> Given	1111 0001b <u>1111 1010b</u> 1111 0X0Xb
Slave B:	SADDR <u>SADEN</u> Given	1111 0011b <u>1111 1001b</u> 1111 0XX1b
Slave C:	SADDR <u>SADEN</u> Given	1111 0010b <u>1111 1101b</u> 1111 00X1b



The SADEN byte is selected so that each slave may be addressed separately.

For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g. 1111 0000b).

For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves B and C, but not slave A, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).

6.6.4. Broadcast Address

A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

SADDR	0101 0110b
SADEN	1111 1100b
Broadcast = SADDR OR	SADEN 1111 111Xb

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

Slave A:	SADDR <u>SADEN</u> Broadcast	1111 0001b <u>1111 1010b</u> 1111 1X11b,
Slave B:	SADDR <u>SADEN</u> Broadcast	1111 0011b <u>1111 1001b</u> 1111 1X11B,
Slave C:	SADDR= <u>SADEN</u> Broadcast	1111 0010b <u>1111 1101b</u> 1111 1111b

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.

6.6.5. Reset Addresses

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.

SADEN - Slave Address Mask Register (B9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable

SADDR - Slave Address Register (A9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable





Semiconductors

SCON - Serial Control Register (98h)

7	6	5		4	3	2	1	0
FE/SM0	SM1	SM2		REN	TB8	RB8	TI	RI
Bit Number	Bit Mnemonic				Descrip	tion		
7	FE	Set by hard	set the error dware when	r state, not cle an invalid st	eared by a valid sto op bit is detected. ss to the FE bit	p bit.		
	SM0		M1 for seria	al port mode and the state of t	selection. access to the SM0	bit		
		Serial port Mo			D : /		D (
6	SM1	<u>SM1</u> 0 0 1 1	<u>SM0</u> 0 1 0 1	<u>_Mode</u> 0 1 2 3	<u>Descripti</u> Shift Reg 8-bit UA 9-bit UA 9-bit UA	ister F _{XTAI} RT Varial RT F _{XTAI}	/12 (/6 in X2 mode) ble /64 or F _{XTAL} /32 (/32	or 16 in X2 mode
5	SM2	Clear to di Set to enab	sable multig	processor cor	cessor Communic nmunication featur unication feature in	e.	bit , and eventually mode	1. This bit should
4	REN		able bit sable serial ble serial rec					
3	TB8	Clear to tra	ansmit a log	bit to trans tic 0 in the 9t 1 in the 9th 1		d 3.		
2	RB8	Cleared by Set by hard	hardware i dware if 9th	f 9th bit rece bit received	modes 2 and 3 ived is a logic 0. is a logic 1. received stop bit. I	n mode 0 RB8	is not used.	
1	TI		knowledge		th bit time in mode	0 or at the be	ginning of the stop bit	in the other
0	RI		knowledge		th bit time in mode	0, see Figure	14. and Figure 15. in	the other modes

Reset Value = 0000 0000b Bit addressable



Table 18. PCON Register

PCON - Power Control Register (87h)

T89C51RD2

7	6	5	4	3	2	1	0		
SMOD1	SMOD) -	POF	GF1	GF0	PD	IDL		
Bit Number	Bit Mnemonic		Description						
7	SMOD1	Serial port Mode bi Set to select do	it 1 uble baud rate in m	node 1, 2 or 3.					
6	SMOD0		al port Mode bit 0 Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register.						
5	-	Reserved The value read f	eserved The value read from this bit is indeterminate. Do not set this bit.						
4	POF		Power-Off Flag Clear to recognize next reset type. Set by hardware when VCC rises from 0 to its nominal voltage. Can also be set by software.						
3	GF1	Cleared by user	eneral purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.						
2	GF0	Cleared by user	eneral purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.						
1	PD	Cleared by hard	wer-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.						
0	IDL	Idle mode bit Clear by hardwa Set to enter idle	are when interrupt of mode.	or reset occurs.					

Reset Value = 00X1 0000b Not bit addressable

Power-off flag reset value will be 1 only after a power on (cold reset). A warm reset doesn't affect the value of this bit.



6.7. Interrupt System

The T89C51RD2 has a total of 7 interrupt vectors: two external interrupts ($\overline{INT0}$ and $\overline{INT1}$), three timer interrupts (timers 0, 1 and 2), the serial port interrupt and the PCA global interrupt. These interrupts are shown in Figure 16.




Figure 16. Interrupt Control System

Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register (See Table 20.). This register also contains a global disable bit, which must be cleared to disable all interrupts at once.

Each interrupt source can also be individually programmed to one out of four priority levels by setting or clearing a bit in the Interrupt Priority register (See Table 21.) and in the Interrupt Priority High register (See Table 22.). shows the bit values and priority levels associated with each combination.

The PCA interrupt vector is located at address 0033H. All other vectors addresses are the same as standard C52 devices.

Table 19. Priority Level Bit Values

IPH.x	IP.x	Interrupt Level Priority
0	0	0 (Lowest)
0	1	1
1	0	2
1	1	3 (Highest)

A low-priority interrupt can be interrupted by a high priority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence.

IE - Interrupt Enable Register (A8h)

Table 20. IE Register

7	6	5	4	3	2	1	0
EA	EC	ET2	ES	ET1	EX1	ET0	EX0

Bit Number	Bit Mnemonic	Description
7	EA	Enable All interrupt bit Clear to disable all interrupts. Set to enable all interrupts. If EA=1, each interrupt source is individually enabled or disabled by setting or clearing its own interrupt enable bit.
6	EC	PCA interrupt enable bit Clear to disable . Set to enable.
5	ET2	Timer 2 overflow interrupt Enable bit Clear to disable timer 2 overflow interrupt. Set to enable timer 2 overflow interrupt.
4	ES	Serial port Enable bit Clear to disable serial port interrupt. Set to enable serial port interrupt.
3	ET1	Timer 1 overflow interrupt Enable bit Clear to disable timer 1 overflow interrupt. Set to enable timer 1 overflow interrupt.
2	EX1	External interrupt 1 Enable bit Clear to disable external interrupt 1. Set to enable external interrupt 1.
1	ET0	Timer 0 overflow interrupt Enable bit Clear to disable timer 0 overflow interrupt. Set to enable timer 0 overflow interrupt.
0	EX0	External interrupt 0 Enable bit Clear to disable external interrupt 0. Set to enable external interrupt 0.

Reset Value = 0000 0000b Bit addressable



Table 21. IP Register

IP - Interrupt Priority Register (B8h)

7	6	5	4	3	2	1	0			
-	PPC	PT2	PS	PT1	PX1	РТО	PX0			
Bit Number	Bit Mnemonic		Description							
7	-	Reserved The value r	teserved The value read from this bit is indeterminate. Do not set this bit.							
6	PPC	PCA interrupt Refer to PF	PCA interrupt priority bit Refer to PPCH for priority level.							
5	PT2	Timer 2 overfl Refer to PT	Timer 2 overflow interrupt Priority bit Refer to PT2H for priority level.							
4	PS		Serial port Priority bit Refer to PSH for priority level.							
3	PT1		Timer 1 overflow interrupt Priority bit Refer to PT1H for priority level.							
2	PX1		External interrupt 1 Priority bit Refer to PX1H for priority level.							
1	PT0	Timer 0 overflow interrupt Priority bit Refer to PT0H for priority level.								
0	PX0		upt 0 Priority bit OH for priority level.							

Reset Value = X000 0000b Bit addressable

TEMIC Semiconductors

Table 22. IPH Register

IPH - Interrupt Priority High Register (B7h)

7	6	5	4	3	2	1	0			
-	РРСН	РТ2Н	PSH	PT1H	PX1H	РТОН	РХОН			
Bit Number	Bit Mnemonic			Descript	Description					
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.								
6	РРСН	PCA interrupt prio <u>PPCH</u> 0 1 1	rity bit high. <u>PPC</u> <u>Pri</u> 0 1 0 1	Lowest Lowest Highest						
5	РТ2Н	Timer 2 overflow in <u>PT2H</u> 0 1 1	terrupt Priority <u>PT2</u> 0 1 0 1	High bit <u>Priority Level</u> Lowest Highest						
4	PSH	Serial port Priority <u>PSH</u> 0 0 1 1	High bit <u>PS</u> 0 1 0 1	<u>Priority Level</u> Lowest Highest						
3	PT1H	Timer 1 overflow in <u>PT1H</u> 0 1 1	terrupt Priority <u>PT1</u> 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	High bit <u>Priority Level</u> Lowest Highest						
2	PX1H	External interrupt 1 <u>PX1H</u> 0 0 1 1 1	1 Priority High b <u>PX1</u> 0 1 0 1	it <u>Priority Level</u> Lowest Highest						
1	РТОН	Timer 0 overflow in <u>PT0H</u> 0 1 1	terrupt Priority <u>PTO</u> 0 1 0 1	High bit <u>Priority Level</u> Lowest Highest						
0	РХОН	External interrupt (<u>PX0H</u> 0 1 1 1	0 Priority High b <u>PX0</u> 0 1 0 1	it <u>Priority Level</u> Lowest Highest						

Reset Value = X000 0000b Not bit addressable



6.8. Idle mode

An instruction that sets PCON.0 causes that to be the last instruction executed before going into the Idle mode. In the Idle mode, the internal clock signal is gated off to the CPU, but not to the interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirely : the Stack Pointer, Program Counter, Program Status Word, Accumulator and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into idle.

The flag bits GF0 and GF1 can be used to give an indication if an interrupt occured during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The other way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the reset.

6.9. Power-Down Mode

To save maximum power, a power-down mode can be invoked by software (refer to Table 13, PCON register).

In power-down mode, the oscillator is stopped and the instruction that invoked power-down mode is the last instruction executed. The internal RAM and SFRs retain their value until the power-down mode is terminated. V_{CC} can be lowered to save further power. Either a hardware reset or an external interrupt can cause an exit from power-down. To properly terminate power-down, the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize.

Only external interrupts $\overline{INT0}$ and $\overline{INT1}$ are useful to exit from power-down. For that, interrupt must be enabled and configured as level or edge sensitive interrupt input.

Holding the pin low restarts the oscillator but bringing the pin high completes the exit as detailed in Figure 17.. When both interrupts are enabled, the oscillator restarts as soon as one of the two inputs is held low and power down exit will be completed when the first input will be released. In this case the higher priority interrupt service routine is executed.

Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put Lynx/Fox into power-down mode.




Figure 17. Power-Down Exit Waveform

Exit from power-down by reset redefines all the SFRs, exit from power-down by external interrupt does no affect the SFRs.

Exit from power-down by either reset or external interrupt does not affect the internal RAM content. NOTE: If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence is unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is not entered.

This table shows the state of ports during idle and power-down modes.

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Port Data*	Port Data	Port Data	Port Data
Idle	External	1	1	Floating	Port Data	Address	Port Data
Power Down	Internal	0	0	Port Dat*	Port Data	Port Data	Port Data
Power Down	External	0	0	Floating	Port Data	Port Data	Port Data

* Port 0 can force a 0 level. A "one" will leave port floating.



6.10. Hardware Watchdog Timer

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer ReSeT (WDTRST) SFR. The WDT is by default disabled from exiting reset. To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST-pin.

6.10.1. Using the WDT

To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH and 0E1H to WDTRST to avoid WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH) and this will reset the device. When WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycle. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST-pin. The RESET pulse duration is 96 x T_{OSC}, where T_{OSC} = $1/F_{OSC}$. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

To have a more powerful WDT, a 2^7 counter has been added to extend the Time-out capability, ranking from 16ms to 2s @ F_{OSC} = 12MHz. To manage this feature, refer to WDTPRG register description, Table 24. (SFR0A7h).

Table 23. WDTRST Register

WDTRST Address (0A6h)

	7	6	5	4	3	2	1
Reset value	Х	Х	Х	Х	Х	X	X

Write only, this SFR is used to reset/enable the WDT by writing 01EH then 0E1H in sequence.

TEMIC Semiconductors

Table 24. WDTPRG Register

WDTPRG Address (0A7h)

7	6		5	4	3	2	1	0				
T4	Т3		T2	T1	TO	S2	S1	S0				
Bit Number	Bit Mnemonic		Description									
7	T4											
6	T3											
5	T2	Reserved The v	Reserved The value read from this bit is undeterminated. Do not try to set this bit									
4	T1											
3	T0											
2	S2	WDT Tir	ne-out sele	ct bit 2								
1	S1	WDT Tir	ne-out sele	ct bit 1								
0	SO	WDT Tir	ne-out sele	ct bit 0								
		<u>S2</u> 0 0 0 1 1 1 1	<u>S1</u> 0 1 1 0 0 1 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	<u>1 Time-out</u>) machine cycles, 1) machine cycles, 3) machine cycles, 6) machine cycles, 1) machine cycles, 2) machine cycles, 5) machine cycles, 1) machine cycles, 2	2.7 ms @ 12 MHz 5.5 ms @ 12 MHz 31 ms @ 12 MHz 62 ms @ 12 MHz 42 ms @ 12 MHz .05 s @ 12 MHz						

Reset value XXXX X000

6.10.2. WDT during Power Down and Idle

In Power Down mode the oscillator stops, which means the WDT also stops. While in Power Down mode the user does not need to service the WDT. There are 2 methods of exiting Power Down mode: by a hardware reset or via a level activated external interrupt which is enabled prior to entering Power Down mode. When Power Down is exited with hardware reset, servicing the WDT should occur as it normally should whenever the T89C51RD2 is reset. Exiting Power Down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service routine.

To ensure that the WDT does not overflow within a few states of exiting of powerdown, it is best to reset the WDT just before entering powerdown.

In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting the T89C51RD2 while in Idle mode, the user should always set up a timer that will periodically exit Idle, service the WDT, and re-enter Idle mode.

If the WDT is activated, the power consumption in stand-by mode will be above the specified value.



6.11. ONCE^(TM) Mode (ON Chip Emulation)

The ONCE mode facilitates testing and debugging of systems using T89C51RD2 without removing the circuit from the board. The ONCE mode is invoked by driving certain pins of the T89C51RD2; the following sequence must be exercised:

- Pull ALE low while the device is in reset (RST high) and $\overline{\text{PSEN}}$ is high.
- Hold ALE low as RST is deactivated.

While the T89C51RD2 is in ONCE mode, an emulator or test CPU can be used to drive the circuit. Table 25. shows the status of the port pins during ONCE mode.

Normal operation is restored when normal reset is applied.

Table 25. External Pin Status during ONCE Mode

ALE	PSEN	Port 0	Port 1	Port 2	Port 3	XTAL1/2
Weak pull-up	Weak pull-up	Float	Weak pull-up	Weak pull-up	Weak pull-up	Active

(a) "Once" is a registered trademark of Intel Corporation.



6.12. Power-Off Flag

The power-off flag allows the user to distinguish between a "cold start" reset and a "warm start" reset.

A cold start reset is the one induced by V_{CC} switch-on. A warm start reset occurs while V_{CC} is still applied to the device and could be generated for example by an exit from power-down.

The power-off flag (POF) is located in PCON register (See Table 26.). POF is set by hardware when V_{CC} rises from 0 to its nominal voltage. The POF can be set or cleared by software allowing the user to determine the type of reset.

If the POF flag is cleared, the power consumption in stand-by mode will be above the specified value.

Table 26. PCON Register

PCON - Power Control Register (87h)

7	6	5	4	3	2	1	0				
SMOD1	SMOD) -	POF	GF1	GF0	PD	IDL				
Bit Number	Bit Mnemonic	Description									
7	SMOD1		Serial port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3.								
6	SMOD0	Clear to select S	Serial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register.								
5	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.								
4	POF		Power-Off Flag Clear to recognize next reset type. Set by hardware when V _{CC} rises from 0 to its nominal voltage. Can also be set by software.								
3	GF1		lag for general purpos general purpose usa								
2	GF0	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.									
1	PD	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.									
0	IDL	Idle mode bit Clear by hardware when interrupt or reset occurs. Set to enter idle mode.									

Reset Value = 00X1 0000b Not bit addressable



6.13. Reduced EMI Mode

The ALE signal is used to demultiplex address and data buses on port 0 when used with external program or data memory. Nevertheless, during internal code execution, ALE signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting AO bit.

The AO bit is located in AUXR register at bit location 0. As soon as AO is set, ALE is no longer output but remains active during MOVX and MOVC instructions and external fetches. During ALE disabling, ALE pin is weakly pulled high.

Table 27. AUXR Register

7	6	5	4	3	2	1	0				
-	-	M0	-	XRS1	XRS0	EXTRAM	AO				
Bit Number	Bit Mnemonic	Description									
7	-	Reserved The value read fr	Reserved The value read from this bit is indeterminate. Do not set this bit.								
6	-	Reserved The value read fr	Reserved The value read from this bit is indeterminate. Do not set this bit.								
5	M0	M0 bit: Pulse length in clock period Stretch MOVX control: the RD/ and the WR/ pulse length is increased according to the value of M0.									
4	-	Reserved The value read fr	rom this bit is inde	terminate. Do not s	set this bit.						
3	XRS1	XRS1 bit XRAM size: Acc	cessible size of the	XRAM. See Table	e 5.						
2	XRS0	XRS0 bit XRAM size: Acc	cessible size of the	XRAM. Table 5.							
1	EXTRAM	EXTRAM bit See Table 5.									
0	AO	ALE Output bit Clear to restore A Set to disable AI	ALE operation dur LE operation durin	ing internal fetches g internal fetches.	š.						

AUXR - Auxiliary Register (8Eh)

Reset Value = XX0X 1000b Not bit addressable

7. EEPROM data memory

7.1. General description

The EEPROM memory block contains 2048 bytes and is organized in 32 pages (or rows) of 64 bytes. The necessary high programming voltage is generated on-chip using the standard Vcc pin of the microcontroller.

The EEPROM memory block is located at the addresses 0000h to 07FFh of the XRAM memory space and is selected by setting control bits in the EECON register.

A read in the EEPROM memory is done with a MOVX instruction.

A physical write in the EEPROM memory is done in two steps : write data in the column latches and transfer of all data latches in a EEPROM memory row (programming).

The number of data written in the page may vary from 1 to 64 (the page size). When programming, only the data written in the column latch are programmed, a ninth bit is used to achieve this feature. This provides the capability to program the whole memory by bytes, by page or by a number of bytes in a page. Indeeed, each ninth bit is set with the writing of the corresponding byte in a column latch and all these ninth bits are reset after the writing of the complete EEPROM row.

7.2. Write Data in the column latches

Data is written by byte to the column latches as if it was in an external RAM memory. Out of the 16 address bits of the data pointer, the 10 MSB are used for page selection and 6 are used for byte selection. Between two EEPROM programming, all addresses in the column latches must remain in the same page, thus the 10MSB must be unchanged.

The following procedure is used to write in the colums latches :

- Map the program space (Set bit EEE of EECON register)
- Load DPTR with the address to write
- Load A register with the data to be written
- Execute a MOVX @DPTR, A
- If needed loop the three last instructions until the end of a 64bytes page

7.3. Programming

The EEPROM programming consists on the following actions :

- write one or more bytes in a page in the column latches. Normally, all bytes must belong to the same page; if this is not the case, the first page address is latched and the others are discarded.
- Set EETIM with the value corresponding to the XTAL frequency.
- Launch the programming by writing the control sequence (52h followed by A2h) to the EECON register (see Table 28).
- EEBUSY flag in EECON is then set by hardware to indicate that programming is in progress and that EEPROM segment is not available for read.
- The end of programming is signaled by a hardware clear of the EEBUSY flag.



7.4. Read Data

The following procedure is used to read the data store in the EEPROM memory:

- Map the program space (Set bit EEE of EECON register)
- Load DPTR with the address to read
- Execute a MOVX A, @DPTR

7.5. Registers

Table 28. EECON Register

EECON (S:0D2h)

EEPROM Control Register

7	6	5	4	3	2	1	0	
EEPL3	EEPL2	EEPL1	EEPL0	-	-	EEE	EEBUSY	

Bit Number	Bit Mnemonic	Description
7-4	EEPL3-0	Programming Launch command bits Write 5Xh followed by AXh to EECON to launch the programming.
3	-	Not implemented, reserved for future use. ^a
2	-	Not implemented, reserved for future use. ^b
1	EEE	Enable EEPROM Space bit Set to map the EEPROM space during MOVX instructions (Write in the column latches) Clear to map the data space during MOVX.
0	EEBUSY	Programming Busy flag Set by hardware when programming is in progress. Cleared by hardware when programming is done. Can not be set or cleared by software.

a. User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

b. User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

Reset Value= XXXX XX00b



Table 29. EETIM Register

EETIM (S:0D3h)

EEPROM tim	· · · · · · · · · · · · · · · · · · ·	egister					
7	6	5	4	3	2	1	0
EETIM							

Bit Number	Bit Mnemonic	Description
7-0	EETIM	Write Timer Register The write timer register value is required to adapt the write time to the oscillator frequency Value = 5 * Fxtal (MHz) in normal mode, 10 * Fxtal in X2 mode. Example : Fxtal = 33 MHZ, EETIM = 0A5h

Reset Value= 0000 0000b

8. FLASH EEprom Memory

8.1. General description

The FLASH memory increases EPROM and ROM functionality with in-circuit electrical erasure and programming. It contains 64K bytes of program memory organized in 512 pages of 128 bytes. This memory is both parallel and serial In-System Programmable (ISP). ISP allows devices to alter their own program memory in the actual end product under software control. A default serial loader (bootloader) program allows ISP of the FLASH.

The programming does not require 12v external programming voltage. The necessary high programming voltage is generated on-chip using the standard V_{CC} pins of the microcontroller.

8.2. Features

- FLASH E2PROM internal program memory.
- The last 1K bytes of the FLASH is used to store the low-level in-system programming routines and a default serial loader. If the application does not need to use the ISP and does not expect to modify the FLASH content, the Boot FLASH sector can be erased to provide access to the full 64K byte FLASH memory.
- Boot vector allows user provided FLASH loader code to reside anywhere in the FLASH memory space. This configuration provides flexibility to the user.
- Default loader in Boot FLASH allows programming via the serial port without the need of a user provided loader.
- Up to 64K byte external program memory if the internal program memory is disabled (EA = 0).
- Programming and erase voltage with standard 5V or 3V V_{CC} supply.
- Read/Programming/Erase:
 - Byte-wise read (without wait state).
 - Byte or page erase and programming (10 ms).
 - Typical programming time (63K bytes) in 20 s.
- Parallel programming with 87C51 compatible hardware interface to programmer.
- Programmable security for the code in the FLASH.
- 100k write cycles
- 10 years data retention

8.3. FLASH Programming and Erasure

The 64K bytes FLASH is programmed by bytes or by pages of 128 bytes. It is not necessary to erase a byte or a page before programming. The programming of a byte or a page includes a self erase before programming.

There are three methods of programming the FLASH memory:

- First, the on-chip ISP bootloader may be invoked which will use low level routines to program the pages. The interface used for serial downloading of FLASH is the:UART.
- Second, the FLASH may be programmed or erased in the end-user application by calling low-level routines through a common entry point in the Boot FLASH.
- Third, the FLASH may be programmed using the parallel method by using a conventional EPROM programmer. The parallel programming method used by these devices is similar to that used by EPROM 87C51 but it is not identical and the commercially available programmers need to have support for the T89C51RD2.

The bootloader and the In Application Programming (IAP) routines are located in the last kilobyte of the FLASH, leaving 63k bytes available for the application with ISP.

8.4. FLASH registers and memory map

The T89C51RD2 FLASH memory uses several registers for his management:

- Hardware registers can only be accessed through the parallel programming modes which are handled by the parallel programmer.
- Software registers are in a special page of the FLASH memory which can be accessed through the API or with the parallel programming modes. This page, called "Extra FLASH Memory", is not in the internal FLASH program memory addressing space.

8.4.1. Hardware register

The only hardware register of the T89C51RD2 is called Hardware Security Byte (HSB). After full FLASH erasure, the content of this byte is FFh; each bit is active at low level.

7	6	5	4	3	2	1	0
SB	BLJB	BLLB	-	-	LB2	LB1	LB0
Bit Number	Bit Mnemonic		Description				
7	SB	Safe Bit This bit must be o	Safe Bit This bit must be cleared to secure the content of the HSB.				
6	BLJB	Boot loader Jump B Set to force described in the chap Clear to force hardw	hardware boot ad ter 9.6).		(unless previously f t).	force by hardware	e conditions as
5	BLLB	Set to allow Clear to forbid softwa	Boot loader Lock Bit Set to allow programming and writing of the boot loader segment. Clear to forbid software programming and writing of the boot loader segment (default). This protection protect only ISP or IAP access; protection through parallel access is done globally by the lock bits LB2-0.				
4	-	Reserved Do not clear this	Reserved Do not clear this bit.				
3	-	Reserved Do not clear this	Reserved Do not clear this bit.				
2-0	LB2-0	User Memory Lock See Table 31	Bits				

Table 30. Hardware Security Byte (HSB)

Boot Loader Lock Bit (BLLB)

One bit of the HSB is used to secure by hardware the internal boot loader sector against software reprogramming.

When the BLLB is cleared, any attempt to write in the boot loader segment (Address FC00h to FFFFh) will have no effect. This protection applies for software writing only.

Boot Loader Jump Bit (BLJB)

One bit of the HHSB, the BLJB bit, is used to force the boot address:

- When this bit is set the boot address is 0000h.
- When this bit is reset the boot address is FC03h. By default, this bit is cleared and the ISP is enabled.

FLASH memory lock bits

Semiconductors

FMIC

The three lock bits provide different levels of protection for the on-chip code and data, when programmed according to Table 31.

Prog	Program Lock Bits Protection description			Protection description
Security level	LB0	LB1	LB2	
1	U	U	U	No program lock features enabled. MOVC instruction executed from external program memory returns non encrypted data.
2	Р	U	U	MOVC instruction executed from external program memory are disabled from fetching code bytes from internal memory, $\overline{\text{EA}}$ is sampled and latched on reset, and further parallel programming of the FLASH is disabled.ISP and software programming with API are still allowed.
3	X	Р	U	Same as 2, also verify through parallel programming interface is disabled.
4	Х	Х	Р	Same as 3, also external execution is disabled.

Table 31. Program Lock bi	Table	31.	Program	Lock	bits
---------------------------	-------	-----	---------	------	------

U: unprogrammed or "one" level.

P: programmed or "zero" level.

X:do not care

WARNING: Security level 2 and 3 should only be programmed after FLASH and code verification.

These security bits protect the code access through the parallel programming interface. They are set by default to level 4. The code access through the ISP is still possible and is controlled by the "software security bits" which are stored in the extra FLASH memory accessed by the ISP firmware.

To load a new application with the parallel programmer, a chip erase must first be done. This will set the HSB in its inactive state and will erase the FLASH memory, including the boot loader and the "Extra FLASH Memory" (XAF). If needed, the 1K boot loader and the XAF content must be programmed in the FLASH; the code is provided by TEMIC Semiconductor (see section 8.7.); the part reference can always be read using FLASH parallel programming modes.

Default values

The default value of the HSB provides parts ready to be programmed with ISP:

- SB: Cleared to secure the contend of the HSB.
- BLJB: Cleared to force ISP operation.
- BLLB: Clear to protect the default boot loader.
- LB2-0: Security level four to protect the code from a parallel access with maximum security.

8.4.2. Software registers

Several registers are used, in factory and by parallel programmers, to make copies of hardware registers contents. These values are used by TEMIC Semiconductors ISP (see section 8.7.).

These registers are in the "Extra FLASH Memory" part of the FLASH memory. This block is also called "XAF" or eXtra Array FLASH. They are accessed in the following ways:

- Commands issued by the parallel memory programmer.
- Commands issued by the ISP software.
- Calls of API issued by the application software.



They are several software registers described in Table 32.

Table 32. Software registers

Mnemonic		Default value	
BSB	Boot Status Byte	FFh	
SBV	Software Boot Vector	FCh	
HSB	Copy of the Hardware security byte	18h	
SSB	Software Security Byte	FFh	
	Boot Reference		
	Copy of the Manufacturer Code	58h	TEMIC
	Copy of the Device ID #1: Family Code	D7h	C51 X2, Electrically Erasable
	Copy of the Device ID #2: memories size and type	FCh	T89C51RD2 memories size
	Copy of the Device ID # 3: name and revi- sion	FFh	T89C51RD2, revision 0

After programming the part by ISP, the BSB must be reset (00h) in order to allow the application to boot at 0000h.

The content of the Software Security Byte (SSB) is described in Table 33 and Table 34

To assure code protection from a parallel access, the HSB must also be at the required level.

Table	33.	Software	Security	Bvte	(SSB)
Labie		Doremare	Security	2,00	(DDD)

7	6	5	4	3	2	1	0
-	-	-	-	-	LB2	LB1	LB0
Bit Number	Bit Mnemonic			Descrip	otion		
7	-	Reserved Do not clear thi	s bit.				
6	-	Reserved Do not clear thi	s bit.				
5	-	Reserved Do not clear thi	s bit.				
4	-	Reserved Do not clear thi	s bit.				
3	-	Reserved Do not clear thi	s bit.				
2-0	LB2-0	User Memory Loc See Table 34	k Bits				

The three lock bits provide different levels of protection for the on-chip code and data, when programmed according to Table 34.



Table 34. Program Lock bits of the SSB

Program Lock Bits		Bits	Protection description
Security level	LB0	LB1	
1	U	U	No program lock features enabled.
2	Р	U	ISP programming of the FLASH is disabled.
3	Х	Р	Same as 2, also verify through ISP programming interface is disabled.

U: unprogrammed or "one" level.

P: programmed or "zero" level.

X:do not care

WARNING: Security level 2 and 3 should only be programmed after FLASH and code verification.

8.5. FLASH memory status

T89C51RD2 parts are delivered in standard with the ISP boot in the FLASH memory. After ISP or parallel programming, the possible contents of the FLASH memory are summarized on the figure below:




Figure 18. FLASH memory possible contents

8.6. Boot process

Boot FLASH

When the user application programs its own FLASH memory, all of the low level details are handled by a code that is permanently contained in a 1k byte "Boot FLASH" and is located in the last kilobyte of the FLASH memory. A user program simply calls the common entry point in the Boot FLASH with appropriate parameters to accomplish the desired operation. Boot FLASH operations include things like: erase block, program byte or page, verify byte or page, program security lock bit, etc. The Boot FLASH is placed in the program memory space at the top of the address space from FC00h to FFFFh (See Figure 19). The Boot FLASH can be locked to prevent erasing. If erased, the Boot FLASH can be restored by parallel programming. Indeed, TEMIC Semiconductors provides the binary code of the default FLASH boot loader (see section 8.7.).



FFF0	Entry point for API
FC03	Status byte check
FC00	ISP start

Figure 19. Boot loader memory map

Reset Code Execution

At the falling edge of reset (unless the hardware conditions on PSEN, EA and ALE are set as described below), the T89C51RD2 reads the BLJB bit in the HSB byte. If this bit is set, it jumps to 0000h and if not, it jumps to FC03h. At this address, the boot software reads two special FLASH registers: the Software Boot Vector (SBV) and the Boot Status Byte (BSB). If the BSB is set to zero, power-up execution starts at location 0000h, which is the normal start address of the user's application code. When the Status Byte is set to a value other than zero, the contents of the Boot Vector is used as the high byte of the execution address and the low byte is set to 00h. The factory default setting is FCh, corresponding to the address FC00h for the factory default FLASH ISP boot loader. A custom boot loader can be written with the Boot Vector set to the custom boot loader address.

It is recommanded to set the BSB before any other IAP so the device automatically resumes ISP when reset. ISP routines shall only clear BSB after succesfull IAP completion.

Hardware Activation of the Boot Loader

The default boot loader can also be executed by holding $\overrightarrow{\text{PSEN}}$ LOW, EA HIGH, and ALE HIGH (or not connected) at the falling edge of RESET. This has the same effect as having a non-zero status byte and the Boot Vector equal to FCh. This allows an application to be built that will normally execute the end user's code but can be manually forced into default ISP operation.

As PSEN has the same structure as P1-P3, the current to force PSEN to 0 asITL es defined in the DC parameters.

If the factory default setting for the Boot Vector (FCh) is changed, it will no longer point to the ISP default FLASH boot loader code. It can be restored:

- With the default ISP activated with hardware conditions on PSEN, EA and ALE.
- With a customized loader (in the end user application) that provides features for erasing and reprogramming of the Boot Vector and BSB.
- Through the parallel programming method.

After programming the FLASH, the status byte should be programmed to zero in order to allow execution of the user's application code beginning at address 0000h.

Boot process summary



The boot process is summarized on the following flowchart:




Figure 20. Boot process flowchart

8.7. In-System Programming (ISP)

The In-System Programming (ISP) is performed without removing the microcontroller from the system. The In-System Programming (ISP) facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the T89C51RD2 through the serial port. This firmware is embedded within each T89C51RD2 device going out of factory.

The TEMIC Semiconductors In-System Programming (ISP) facility has made in-circuit programming in an embedded application possible with a minimum of additional expense in components and circuit board area.

The ISP function uses four pins: TxD, RxD, V_{SS} , V_{CC} . Only a small connector needs to be available to interface the application to an external circuit in order to use this feature. Application schematic can found be in the demonstration and ISP board user manual.

Using the In-System Programming (ISP)

The ISP feature allows a wide range of baud rates in the user application. It is also adaptable to a wide range of oscillator frequencies. This is accomplished by measuring the bit-time of a single bit in a received character. This information is then used to program the baud rate in terms of timer counts based on the oscillator frequency. The ISP feature requires that an initial character (an uppercase U) be sent to the T89C51RD2 to establish the baud rate. The ISP firmware provides auto-echo of received characters.

Once baud rate initialization has been performed, the ISP firmware will only accept Intel Hex-type records. Intel Hex records consist of ASCII characters used to represent hexadecimal values and are summarized below:

:NNAAAARRDD..DDCC<crlf>

In the Intel Hex record, the "NN" represents the number of data bytes in the record. The T89C51RD2 will accept up to 16 (10h) data bytes. The "AAAA" string represents the address of the first byte in the record. If there are zero bytes in the record, this field is often set to "0000". The "RR" string indicates the record type. A record type of "00" is a data record. A record type of "01" indicates the end-of-file mark. In this application, additional record types will be added to indicate either commands or data for the ISP facility. The "DD" string represents the data bytes. The maximum number of data bytes in a record is limited to 16 (decimal). The "CC" string represents the checksum byte. ISP commands are summarized in Table 35.

As a record is received by the T89C51RD2, the information in the record is stored internally and a checksum calculation is performed and compared to "CC".

The operation indicated by the record type is not performed until the entire record has been received. Should an error occur in the checksum, the T89C51RD2 will send an "X" out the serial port indicating a checksum error. If the checksum calculation is found to match the checksum in the record, then the command will be executed. In most cases, successful reception of the record will be indicated by transmitting a "." character out the serial port (displaying the contents of the internal program memory is an exception). In the case of a Data Record (record type "00"), an additional check is made. A "." character will NOT be sent unless the record checksum matched the calculated checksum and all of the bytes in the record were successfully programmed. For a data record, an "X" indicates that the checksum failed to match, and an "R" character indicates that one of the bytes did not properly program.

TEMIC_ISP, a software utility to implement ISP programming with a PC, is available from TEMIC Semiconductors. Please visit our web site http://www.temic-semi.com.





	Table 35. Intel-Hex Records Used by In-System Programming
RECORD TYPE	COMMAND/DATA FUNCTION
	Data Record
	:nnaaaa00ddddcc
	Where:
00	Nn = number of bytes (hex) in record
00	aaaa = memory address of first byte in record dddd = data bytes
	cc = checksum
	Example:
	:05008000AF5F67F060B6
	End of File (EOF), no operation
	:xxxxx01cc
	Where:
01	xxxxx = required field, but value is a "don't care"
	cc = checksum
	Example: :00000001FF
	Specify Oscillator Frequency (Not required, left for Philips compatibility)
	:01xxxx02ddcc
	Where:
02	xxxx = required field, but value is a "don't care"
02	dd = required field, but value is a "don't care"
	cc = checksum
	Example:
	:0100000210ED Miscellaneous Write Functions
	:nnxxx03ffssddcc
	Where:
	nn = number of bytes (hex) in record
	xxxx = required field, but value is a "don't care"
	03 = Write Function
	ff = subfunction code
	ss = selection code
	dd = data input (as needed)
	cc = checksum
	Subfunction Code = 01 (Erase Block) : This subfunction will be modified and a global erase will be added $ff = 01$
	ss = block number in bits 7:5, Bits 4:0 = zeros
	Example:
	:0200000301A05A erase block 5
	Subfunction Code = 04 (Reset Boot Vector and Status Byte)
	ff = 04
03	ss = don't care
	dd = don't care
	Example:
	:02000034500F8 Reset boot vector (FCh) and status byte (FFh)
	Subfunction Code = 05 (Program Software Security Bits)
	ff = 05
	ss = 00 program software security bit 1 (Level 2 inhibit writing to FLASH) ss = 01 program software security bit 2 (Level 3 inhibit FLASH verify)
	ss = 02 program software security bit 2 (Level 5 initial FLASH verify) ss = 02 program security bit 3 (No effect, left for Philips compatibity; disable external memory is already set
	in the default hardware security byte)
	Example:
	:020000030501F6 program security bit 2
	Subfunction Code = 06 (Program Status Byte or Boot Vector)
	ff = 06
1	00 DCD

ss = 00 program BSBss = 01 program boot vector

:03000003060100F5 program boot vector with 00

Example:





Table 35. Intel-Hex Records Used by In-System Programming

	Display Device Data or Blank Check
	Record type 04 causes the contents of the entire FLASH array to be sent out the serial port in a formatted
	display. This display consists of an address and the contents of 16 bytes starting with that address. No display
	of the device contents will occur if security bit 2 has been programmed. The dumping of the device data to
	the serial port is terminated by the reception of any character.
	General Format of Function 04
	:05xxxx04sssseeeeffcc
	Where:
	05 = number of bytes (hex) in record
04	xxxx = required field, but value is a "don't care"
	04 = "Display Device Data or Blank Check" function code
	ssss = starting address
	eeee = ending address
	ff = subfunction
	00 = display data
	01 = blank check
	cc = checksum
	Example:
	:0500000440004FFF0069 (display 4000–4FFF)
	Miscellaneous Read Functions
	General Format of Function 05
	:02xxxx05ffsscc
	Where:
	02 = number of bytes (hex) in record
	xxxx = required field, but value is a "don't care"
	05= "Miscellaneous Read" function code
	ffss = subfunction and selection code
0.7	0000 = read copy of the signature byte – manufacturer id (58H)
05	0001 = read copy of the signature byte - device ID# 1 (Family code)
	0002 = read copy of the signature byte – device ID # 2 (Memories size and type)
	0003 = read copy of the signature byte - device ID # 3 (Product name and revision)
	0700 = read the software security bits
	0701 = read BSB
	0701 = read BBB 0702 = read Boot Vector
	0702 = read copy of the HSB
	cc = checksum
	Example:
	1
	:020000050001F0 read copy of the signature byte – device id # 1

8.8. In-Application Programming Method

Several Application Program Interface (API) calls are available for use by an application program to permit selective erasing and programming of FLASH pages. All calls are made through a common interface, PGM_MTP. The programming functions are selected by setting up the microcontroller's registers before making a call to PGM_MTP at FFF0h. Results are returned in the registers. The API calls are shown in Table 36.

A set of Philips compatible API calls is provided.

When several bytes have to be programmed, it is highly recommanded to use the TEMIC Semiconductors API "PROGRAM DATA PAGE" call. Indeed, this API call writes up to 128 bytes in a single command.





Table 36. API calls

API call	Parameter
	Input Parameters:
	R0 = osc freq (integer Not required, left for Philips compatibility)
	R1 = 02h
	DPTR = address of byte to program
PROGRAM DATA BYTE	ACC = byte to program
	Return Parameter
	ACC = 00 if pass, $!00$ if fail
	Input Parameters:
	RO = osc freq (integer Not required)
	R1 = 09h
	DPTR0 = address of the first byte to program in the FLASH memory
PROGRAM DATA PAGE	DPTR1 = address in XRAM of the first data to program (second data pointer)
	ACC = number of bytes to program
	Return Parameter
	ACC = 00 if pass, 100 if fail
	Remark: number of bytes to program is limited such as the FLASH write remains in a single 128bytes page. Hence, when ACC is 128, valid values of DPL are 00h, or, 80h.
	Input Parameters:
	R0 = osc freq (integer Not required, left for Philips compatibility)
	R1 = 01h
	DPH = block number in bits 7:5, bits $4:0 = '0'$
ERASE BLOCK	DPL = 00h
	Return Parameter
	None
	Remark: Command for Philips compatibility, as no erase is needed; the ISP firmware write FFh in the
	corresponding block. Input Parameters:
	R0 = osc freq (integer Not required, left for Philips compatibility)
	R1 = 04h
ERASE BOOT VECTOR	DPH = 00h
	DPL = don't care
	Return Parameter
	none
	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility)
	R1 = 05h
	DPH = 00h
PROGRAM SOFTWARE	DPL = 00h - security bit # 1 (inhibit writing to FLASH)
SECURITY BIT	01h – security bit # 2 (inhibit FLASH verify)
	10h - allows ISP writing to FLASH*
	11h - allows ISP FLASH verify*
	Return Parameter
	none Input Parameters:
	R0 = osc freq (integer Not required, left for Philips compatibility)
	R0 = 0.06 $R1 = 0.06$
PROGRAM BOOT STATUS	DPH = 00h
BYTE	DPL = 00h - program status byte
	ACC = status byte
	Return Parameter
	ACC = status byte
	Input Parameters:
	R0 = osc freq (integer Not required, left for Philips compatibility)
	R1 = 06h
PROGRAM BOOT VECTOR	DPH = 00h PPI = 0.1h - program boot vector
PROGRAM BOOT VECTOR	DPL = 01h - program boot vector
PROGRAM BOOT VECTOR	DPL = 01h - program boot vector ACC = boot vector
PROGRAM BOOT VECTOR	DPL = 01h - program boot vector
PROGRAM BOOT VECTOR	DPL = 01h – program boot vector ACC = boot vector Return Parameter



Table	36.	API	calls
-------	-----	-----	-------

READ DEVICE DATA	Input Parameters: R1 = 03h DPTR = address of byte to read Return Parameter ACC = value of byte read
READ copy of the MANUFACTURER ID	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 00h DPH = 00h DPL = 00h (manufacturer ID) Return Parameter ACC = value of byte read
READ copy of the device ID # 1	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 00h DPH = 00h DPL = 01h (device ID # 1) Return Parameter ACC = value of byte read
READ copy of the device ID # 2	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 00h DPH = 00h DPL = 02h (device ID # 2) Return Parameter ACC = value of byte read
READ copy of the device ID # 3	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 00h DPH = 00h DPL = 03h (device ID # 2) Return Parameter ACC = value of byte read
READ SOFTWARE SECURITY BITS	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 07h DPH = 00h DPL = 00h (Software security bits) Return Parameter ACC = value of byte read
READ copy of the HARDWARE SECURITY BITS	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 07h DPH = 00h DPL = 03h (Hardtware security bits) Return Parameter ACC = value of byte read
READ BOOT STATUS BYTE	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 07h DPH = 00h DPL = 01h (status byte) Return Parameter ACC = value of byte read
READ BOOT VECTOR	Input Parameters: R0 = osc freq (integer Not required, left for Philips compatibility) R1 = 07h DPH = 00h DPL = 02h (boot vector) Return Parameter ACC = value of byte read

Table 36. API calls

	Input Parameters:
READ BOOTLOADER	R0 = osc freq (integer Not required, left for Philips compatibility)
VERSION	R1 = 08h
VERSION	Return Parameter
	ACC = value of byte read

Note: These functions can only be called by user's code. The standard boot loader cannot decrease the security level.

8.9. FLASH Parallel Programming

8.9.1. Signature bytes

Four hardware read only registers have to be accessed with parallel static test modes (mode TMS) in order to control the FLASH parallel programming:

- Manufacturer code
- Device ID # 1: Family code
- Device ID # 2: Memories size and type
- Device ID # 3: Name and revision

As these registers can only be accessed by hardware, they must be read by the parallel programmers and then copied in the XAF in order to make their values accessible by software (ISP or API).

8.9.2. Set-up modes

In order to program and verify the FLASH or to read the signature bytes, the T89C51RD2 is placed in specific set-up modes (See Figure 21).

Control and program signals must be held at the levels indicated in Table 37.and Table 38.(Please notice that each mode is defined over the two tables



Table 37. Static test modes

				Ale						
Mode Name	Mode	Rst	Psen	 _	EA	P2.6	P2.7	P3.6	P3.7	P0[70]
PELCK	Program or Erase Lock. Disable the Erasure or Programming access	1	0	 _	1	1	0	1	0	xx
PEULCK	Program or Erase UnLock. Enable the Erasure or Programming access	1	0	Note3	1	1	0	1	0	55-AA
PGMC	Write Code Data (byte) or write Page Always precedeed by PGML	1	0	 _ Internally timed	1	0	1	1	1	xx
PGML	Memory Page Load (up to 128 bytes)	1	0	Note2	1	0	1	0	1	Din
PGMV	Read Code Data (byte)	1	0	1	1	0		1	1	Dout
VSB	Read Security Byte (=HSB)	1	0	1	1	0	 _	0	1	Dout
PGMS	Write Security Byte (Note 4) (security byte = HSB)	1	0	10ms	1	1	1	0	0	Din
CERR	Chip Erase User + XAF	1	0	10ms	1	1	0	0	0	XX
PGXC	Write Byte or Page in Extra Memory (XAF) Always precedeed by PGXL	1	0	 _ Internally timed	1	1	1	0	1	XX
PGXL	Memory Page Load XAF (up to 128 bytes)	1	0	Note2	1	1	1	0	1	Din
TMS	Read Signature bytes 30h (Manufacturer code) 31h (Device ID #1) 60h (Device ID #2) 61h (Device ID #3)	1	0	1	1	0	 _	0	0	Dout = 58h D7h FCh FFh
RXAF	Read Extra Memory (XAF)	1	0	1	1	0	 _	0	0	Dout

Table 3	38.	Static	test	modes	(continued)
---------	-----	--------	------	-------	-------------

Mode Name	Mode	P1[70]	P2[50]	P3.0	P3.1	P3.2	P3.3	P3.4	P3.5
PELCK	Program or Erase Lock. Disable the Erasure or Programming access	xx	xx	x	X	x	1	x	x
PEULCK	Program or Erase UnLock. Enable the Erasure or Programming access	XX	xx	x	X	X	0	x	x
PGMC	Write Code Data (byte) or write Page Always precedeed by PGML	A7-A0	A13-A8	1	x	Note1	0	A14	A15
PGML	Memory Page Load (up to 128 bytes)	A7-A0	A13-A8	1	x	X	0	A14	A15
PGMV	Read Code Data (byte)	A7-A0	A13-A8	1	x	x	1	A14	A15
VSB	Read Security Byte (=HSB)	XX	XX	1	x	х	1	х	x
PGMS	Write lock Byte (Note 4) (security byte = HSB)	XX	XX	1	x	Note1	0	х	x
CERR	Chip Erase User + XAF	XX	XX	1	х	х	0	х	х
PGXC	Write Byte or Page Extra Memory (XAF) Always precedeed by PGXL	A7-A0 (0-7F)	xx	1	X	Note1	0	X	x
PGXL	Memory Page Load XAF (up to 128 bytes)	A7-A0 (0-7F)	xx	1	x	х	1	х	x
TMS	Read Signature bytes 30h (Manufacturer code) 31h (Device ID #1) 60h (Device ID #2) 61h (Device ID #3)	30h 31h 60h 61h	x	x	X	x	1	x	x
RXAF	Read Extra Memory (XAF)	Addr (0-7F)	00	1	x	х	0	x	x

Note 1: P3.2 is pulled low during programming to indicate RDY/BUSY.

(P3.2 = 1 Ready; P3.2 = 0 Busy).

<u>Note 2</u>: In Page Load Mode the current byte is loaded on ALE rising edge.

<u>Note 3</u>: After a power up all external test mode to program or to erase the FLASH are locked to avoid any untimely programming or erasure. After each programming or erasure test mode, it's advised to lock this feature (test mode PELCK).

To validate the test mode mode PEULCK the following sequence has to be applied:

Test Mode PEULCK with ALE = 1.

Pulse on ALE (min width=25clk) with P0=55 (P0 latched on ALE rising edge)

Pulse on ALE (min width=25clk) with P0=AA (P0 latched on ALE rising edge)

Note 4: The highest security bit (bit 7) is used to secure the 7 lowest bit erasure. The only way to erase this bit is to erase the whole FLASH memory.

Procedure to program security bits (After array programming):

- program bit 7 to 0, program all other bits (1 = erased, 0 = programmed).

- test mode PGMS (din = HSB).

Procedure to erase security byte:

- test mode CERR: erase all array included HSB.

- program hardware security byte to FF: test mode PGMS (din = FF).

8.9.3. Definition of terms

Address Lines: P1.0-P1.7, P2.0-P2.5, P3.4-P3.5, respectively for A0-A15.

Data Lines: P0.0-P0.7 for D0-D7

Control Signals:RST, PSEN, P2.6, P2.7, P3.2, P3.3, P3.6, P3.7.

Program Signals: ALE/PROG, EA






Figure 21. Set-Up Modes Configuration

8.9.4. Programming Algorithm

To program the T89C51RD2 the following sequence must be exercised:

- Check the signature bytes
- Check the HSB (VSB mode)

If the security bits are activated, the following commands must be done before programming:

- Unlock test modes (PEULCK mode, pulse 55h and AAh)
- Chip erase (CERR mode)
- Write FFh in the HSB (PGMS mode)
- Write the signature bytes content in the XAF
- As the boot loader and the XAF content is lost after a "chip erase", it must be reprogrammed if needed.
- Disable programming access (PELCK mode)

To write a page in the FLASH memory, execute the following steps:

- Step 0: Enable programming access (PEULCK mode)
- Step 1: Activate the combination of control signals (PGML mode)
- Step 2: Input the valid address on the address lines (High order bits of the address must be stable during the complete ALE low time)
- Step 3: Activate the combination of control signals (PGML mode)
- Step 4: Input the appropriate data on the data lines.
- Step 5: Pulse ALE/PROG once.

Repeat step 2 through 5 changing the address and data for end of a 128 bytes page

- Step 6: Enable programming access (PEULCK mode)
- Step 7: Activate the combination of control signals (PGMC mode)



- Step 8: Input the valid address on the address lines.
- Step 9: Pulse ALE/PROG once until P3.2 is high or the specified write time is reached.

Repeat step 0 through 9 changing the address and data until the entire array or until the end of the object file is reached (See Figure 22.)

• Step 10: Disable programming access (PELCK mode)

8.9.5. Verify algorithm

Verify must be done after each byte or block of bytes is programmed. In either case, a complete verify of the programmed array will ensure reliable programming of the T89C51RD2.

P 2.7 is used to enable data output.

To verify the T89C51RD2 code the following sequence must be exercised:

- Step 1:Activate the combination of program and control signals (PGMV)
- Step 2: Input the valid address on the address lines.
- Step 3: Read data on the data lines.

Repeat step 2 through 3 changing the address for the entire array verification (See Figure 22.).




Figure 22. Programming and Verification Signal's Waveform

8.9.6. Extra memory mapping

The memory mapping the T89C51RD2 software registers in the Extra FLASH memory is described in the table below.





Table 39. Extra Row Memory Mapping (XAF)

	Address	Default content
Copy of device ID #3	0061h	FFh
Copy of device ID #2	0060h	FCh
Copy of device ID #1	0031h	D7h
Copy of Manufacturer Code: Temic	0030h	58h
Boot reference	0006h	
Software Security Byte (level 1 by default)	0005h	FFh
Copy of HSB (level 4 by default and $BLJB = 0$)	0004h	18h
Software Boot Vector	0001h	FCh
Boot Status Byte	0000h	FFh

All other addresses are reserved



9. Electrical Characteristics

9.1. Absolute Maximum Ratings ⁽¹⁾

Ambiant Temperature Under Bias: C = commercial0°C to 70°C I = industrial-40°C to 85°C Storage Temperature-65°C to + 150°C Voltage on V_{CC} to V_{SS}-0.5 V to + 6.5V Voltage on Any Pin to V_{SS}-0.5 V to V_{CC} + 0.5 V Power Dissipation1 W⁽²⁾

NOTES

1. Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

2. This value is based on the maximum allowable die temperature and the thermal resistance of the package.



9.2. DC Parameters for Standard Voltage

TA = 0°C to +70°C; $V_{SS} = 0$ V; $V_{CC} = 5$ V ± 10%; F = 0 to 40 MHz. TA = -40°C to +85°C; $V_{SS} = 0$ V; $V_{CC} = 5$ V ± 10%; F = 0 to 40 MHz.

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5		0.2 V _{CC} - 0.1	v	
V _{IH}	Input High Voltage except XTAL1, RST	$0.2 V_{CC} + 0.9$		V _{CC} + 0.5	v	
V _{IH1}	Input High Voltage, XTAL1, RST	0.7 V _{CC}		V _{CC} + 0.5	v	
V _{OL}	Output Low Voltage, ports 1, 2, 3, 4 and 5 ⁽⁶⁾			0.3 0.45 1.0	V V V	$I_{OL} = 100 \ \mu A^{(4)}$ $I_{OL} = 1.6 \ m A^{(4)}$ $I_{OL} = 3.5 \ m A^{(4)}$
V _{OL1}	Output Low Voltage, port 0, ALE, PSEN ⁽⁶⁾			0.3 0.45 1.0	V V V	$I_{OL} = 200 \ \mu A^{(4)}$ $I_{OL} = 3.2 \ m A^{(4)}$ $I_{OL} = 7.0 \ m A^{(4)}$
V _{OH}	Output High Voltage, ports 1, 2, 3, 4 and 5	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5			V V V	$I_{OH} = -10 \ \mu A$ $I_{OH} = -30 \ \mu A$ $I_{OH} = -60 \ \mu A$ $V_{CC} = 5 \ V \pm 10\%$
V _{OH1}	Output High Voltage, port 0, ALE, PSEN	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5			V V V	$I_{OH} = -200 \ \mu A$ $I_{OH} = -3.2 \ m A$ $I_{OH} = -7.0 \ m A$ $V_{CC} = 5 \ V \pm 10\%$
R _{RST}	RST Pulldown Resistor	50	90 ⁽⁵⁾	200	kΩ	
I _{IL}	Logical 0 Input Current ports 1, 2, 3, 4 and 5			-50	μΑ	Vin = 0.45 V
I _{LI}	Input Leakage Current			±10	μΑ	0.45 V < Vin < V _{CC}
I _{TL}	Logical 1 to 0 Transition Current, ports 1, 2, 3, 4 and 5			-650	μA	Vin = 2.0 V
C _{IO}	Capacitance of I/O Buffer			10	pF	$Fc = 1 MHz$ $TA = 25^{\circ}C$
I _{PD}	Power Down Current		200	250	μΑ	$4.5 \ V < V_{CC} < 5.5 \ V^{(3)}$
I _{CC}	Power Supply Current ⁽⁷⁾ $I_{CCOP} = 0.6$ Freq (MHz) + 3 mA $I_{CCIDLE} = 0.3$ Freq (MHz) + 2 mA					

Table 40. DC Parameters in Standard Voltage

9.3. DC Parameters for Low Voltage

TA = 0°C to +70°C; $V_{SS} = 0$ V; $V_{CC} = 2.7$ V to 3.3 V; F = 0 to 40 MHz. TA = -40°C to +85°C; $V_{SS} = 0$ V; $V_{CC} = 2.7$ V to 3.3 V; F = 0 to 40 MHz.

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5		0.2 V _{CC} - 0.1	v	
V _{IH}	Input High Voltage except XTAL1, RST	$0.2 V_{CC} + 0.9$		V _{CC} + 0.5	v	
V _{IH1}	Input High Voltage, XTAL1, RST	0.7 V _{CC}		V _{CC} + 0.5	v	
V _{OL}	Output Low Voltage, ports 1, 2, 3, 4 and 5 ⁽⁶⁾			0.45	v	$I_{OL} = 0.8 \text{ mA}^{(4)}$
V _{OL1}	Output Low Voltage, port 0, ALE, PSEN (6)			0.45	v	$I_{OL} = 1.6 \text{ mA}^{(4)}$
V _{OH}	Output High Voltage, ports 1, 2, 3, 4 and 5	0.9 V _{CC}			v	$I_{OH} = -10 \ \mu A$
V _{OH1}	Output High Voltage, port 0, ALE, PSEN	0.9 V _{CC}			v	$I_{OH} = -40 \ \mu A$
I _{IL}	Logical 0 Input Current ports 1, 2, 3, 4 and 5			-50	μΑ	Vin = 0.45 V
I _{LI}	Input Leakage Current			±10	μΑ	0.45 V < Vin < V _{CC}
I _{TL}	Logical 1 to 0 Transition Current, ports 1, 2, 3, 4and 5			-650	μΑ	Vin = 2.0 V
R _{RST}	RST Pulldown Resistor	50	90 ⁽⁵⁾	200	kΩ	
CIO	Capacitance of I/O Buffer			10	pF	$Fc = 1 MHz$ $TA = 25^{\circ}C$
I _{PD}	Power Down Current		20 ⁽⁵⁾	50	μΑ	$V_{CC} = 2.5 \text{ V to } 3.5 \text{ V}^{(3)}$
I _{CC}	Power Supply Current ⁽⁷⁾ $I_{CCOP} = 0.6$ Freq (MHz) + 3 mA $I_{CCIDLE} = 0.3$ Freq (MHz) + 2 mA				mA mA	$V_{CC} = 3.3 V^{(1)}$ $V_{CC} = 3.3 V^{(2)}$

Table 41. DC Parameters for Low Voltage

NOTES

1. Operating I_{CC} is measured with all output pins disconnected; XTAL1 driven with T_{CLCH} , $T_{CHCL} = 5$ ns (see Figure 26.), $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{CC} - 0.5$ V; XTAL2 N.C.; $\overline{EA} = RST = Port \ 0 = V_{CC}$. I_{CC} would be slightly higher if a crystal oscillator used (see Figure 23.).

2. Idle I_{CC} is measured with all output pins disconnected; XTAL1 driven with T_{CLCH} , $T_{CHCL} = 5$ ns, $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{CC} - 0.5$ V; XTAL2 N.C; Port $0 = V_{CC}$; $\overline{EA} = RST = V_{SS}$ (see Figure 24.).

3. Power Down I_{CC} is measured with all output pins disconnected; $\overline{EA} = V_{SS}$, $PORT 0 = V_{CC}$; XTAL2 NC.; $RST = V_{SS}$ (see Figure 25.). In addition, the WDT must be inactive and the POF flag must be set.

4. Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the $V_{OL}s$ of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operation. In the worst cases (capacitive loading 100pF), the noise pulse on the ALE line may exceed 0.45V with maxi V_{OL} peak 0.6V. A Schmitt Trigger use is not necessary.

5. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and 5V.


6. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA Maximum I_{OL} per 8-bit port: Port 0: 26 mA Ports 1, 2 and 3: 15 mA Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.


7. For other values, please contact your sales office.






All other pins are disconnected.





All other pins are disconnected.

Figure 24. I_{CC} Test Condition, Idle Mode



All other pins are disconnected.

Figure 25. I_{CC} Test Condition, Power-Down Mode






Figure 26. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes

9.4. AC Parameters

9.4.1. Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

 $\begin{array}{l} \mbox{Example:} T_{AVLL} = \mbox{Time for Address Valid to ALE Low.} \\ T_{LLPL} = \mbox{Time for ALE Low to } \overline{\mbox{PSEN}} \ \mbox{Low.} \end{array}$

 $\begin{array}{l} TA = 0 \ to \ +70^{\circ}C; \ V_{SS} = 0 \ V; \ V_{CC} = 5 \ V \pm 10\%; \ M \ range. \\ TA = -40^{\circ}C \ to \ +85^{\circ}C; \ V_{SS} = 0 \ V; \ V_{CC} = 5 \ V \pm 10\%; \ M \ range. \\ TA = 0 \ to \ +70^{\circ}C; \ V_{SS} = 0 \ V; \ 2.7 \ V < V_{CC} < 3.3 \ V; \ L \ range. \\ TA = -40^{\circ}C \ to \ +85^{\circ}C; \ V_{SS} = 0 \ V; \ 2.7 \ V < V_{CC} < 3.3 \ V; \ L \ range. \end{array}$

(Load Capacitance for port 0, ALE and PSEN = 100 pF; Load Capacitance for all other outputs = 80 pF.)

Table 42, Table 45 and Table 48 give the description of each AC symbols.

Table 43, Table 46 and Table 49 give for each range the AC parameter.

Table 44, Table 47 and Table 50 give the frequency derating formula of the AC parameter for each speed range description. To calculate each AC symbols. take the x value in the correponding column (-M or -L) and use this value in the formula.

Example: T_{LLIU} for -M and 20 MHz, Standard clock. x = 35 ns

T 50 ns T_{CCIV} = 4T - x = 165 ns



9.4.2. External Program Memory Characteristics

Table 42. Symbol Description

Symbol	Parameter
Т	Oscillator clock period
T _{LHLL}	ALE pulse width
T _{AVLL}	Address Valid to ALE
T _{LLAX}	Address Hold After ALE
T _{LLIV}	ALE to Valid Instruction In
T _{LLPL}	ALE to PSEN
T _{PLPH}	PSEN Pulse Width
T _{PLIV}	PSEN to Valid Instruction In
T _{PXIX}	Input Instruction Hold After PSEN
T _{PXIZ}	Input Instruction FloatAfter PSEN
T _{AVIV}	Address to Valid Instruction In
T _{PLAZ}	PSEN Low to Address Float

Table 43. AC Parameters for a Fix Clock

Symbol	-M		-	L	Units
	Min	Max	Min	Max	
Т	25		25		ns
T _{LHLL}	40		40		ns
T _{AVLL}	10		10		ns
T _{LLAX}	10		10		ns
T _{LLIV}		70		70	ns
T _{LLPL}	15		15		ns
T _{PLPH}	55		55		ns
T _{PLIV}		35		35	ns
T _{PXIX}	0		0		ns
T _{PXIZ}		18		18	ns
T _{AVIV}		85		85	ns
T _{PLAZ}		10		10	ns




Symbol	Туре	Standard Clock	X2 Clock	X parameter for -M range	X parameter for -L range	Units
T _{LHLL}	Min	2 T - x	T - x	10	10	ns
T _{AVLL}	Min	T - x	0.5 T - x	15	15	ns
T _{LLAX}	Min	T - x	0.5 T - x	15	15	ns
T _{LLIV}	Max	4 T - x	2 T - x	30	30	ns
T _{LLPL}	Min	T - x	0.5 T - x	10	10	ns
T _{PLPH}	Min	3 T - x	1.5 T - x	20	20	ns
T _{PLIV}	Max	3 T - x	1.5 T - x	40	40	ns
T _{PXIX}	Min	х	x	0	0	ns
T _{PXIZ}	Max	T - x	0.5 T - x	7	7	ns
T _{AVIV}	Max	5 T - x	2.5 T - x	40	40	ns
T _{PLAZ}	Max	x	x	10	10	ns

Table 44. AC Parameters for a Variable Clock

9.4.3. External Program Memory Read Cycle

EMIC

Semiconductors





9.4.4. External Data Memory Characteristics

Table 45. Symbol Description

Symbol	Parameter
T _{RLRH}	RD Pulse Width
T _{WLWH}	WR Pulse Width
T _{RLDV}	RD to Valid Data In
T _{RHDX}	Data Hold After RD
T _{RHDZ}	Data Float After RD
T _{LLDV}	ALE to Valid Data In
T _{AVDV}	Address to Valid Data In
T _{LLWL}	ALE to WR or RD
T _{AVWL}	Address to WR or RD
T _{QVWX}	Data Valid to WR Transition
T _{QVWH}	Data set-up to WR High
T _{WHQX}	Data Hold After WR
T _{RLAZ}	RD Low to Address Float
T _{WHLH}	RD or WR High to ALE high




Table 46.	AC	Parameters	for	a	Fix	Clock
-----------	----	------------	-----	---	-----	-------

Symbol	-M			-L	Units
	Min	Max	Min	Max	
T _{RLRH}	130		130		ns
T _{WLWH}	130		130		ns
T _{RLDV}		100		100	ns
T _{RHDX}	0		0		ns
T _{RHDZ}		30		30	ns
T _{LLDV}		160		160	ns
T _{AVDV}		165		165	ns
T _{LLWL}	50	100	50	100	ns
T _{AVWL}	75		75		ns
T _{QVWX}	10		10		ns
T _{QVWH}	160		160		ns
T _{WHQX}	15		15		ns
T _{RLAZ}		0		0	ns
T _{WHLH}	10	40	10	40	ns

		1	1	1		
Symbol	Туре	Standard Clock	X2 Clock	X parameter for -M range	X parameter for -L range	Units
T _{RLRH}	Min	6 T - x	3 T - x	20	20	ns
T _{WLWH}	Min	6 T - x	3 T - x	20	20	ns
T _{RLDV}	Max	5 T - x	2.5 T - x	25	25	ns
T _{RHDX}	Min	x	x	0	0	ns
T _{RHDZ}	Max	2 T - x	T - x	20	20	ns
T _{LLDV}	Max	8 T - x	4T -x	40	40	ns
T _{AVDV}	Max	9 T - x	4.5 T - x	60	60	ns
T _{LLWL}	Min	3 T - x	1.5 T - x	25	25	ns
T _{LLWL}	Max	3 T + x	1.5 T + x	25	25	ns
T _{AVWL}	Min	4 T - x	2 T - x	25	25	ns
T _{QVWX}	Min	T - x	0.5 T - x	15	15	ns
T _{QVWH}	Min	7 T - x	3.5 T - x	15	15	ns
T _{WHQX}	Min	T - x	0.5 T - x	10	10	ns
T _{RLAZ}	Max	x	x	0	0	ns
T _{WHLH}	Min	T - x	0.5 T - x	15	15	ns
T _{WHLH}	Max	T + x	0.5 T + x	15	15	ns
T _{WHLH}	Max	T + x	0.5 T + x	15	15	ns

Table 47. AC Parameters for a Variable Clock

9.4.5. External Data Memory Write Cycle




EMIC

Semiconductors



9.4.6. External Data Memory Read Cycle



9.4.7. Serial Port Timing - Shift Register Mode

Table 48. Symbol Description

Symbol	Parameter
T _{XLXL}	Serial port clock cycle time
T _{QVHX}	Output data set-up to clock rising edge
T _{XHQX}	Output data hold after clock rising edge
T _{XHDX}	Input data hold after clock rising edge
T _{XHDV}	Clock rising edge to input data valid


Table 49. AC Parameters for a Fix Clock

Symbol	-M		-]	L	Units
	Min	Max	Min	Max	
T _{XLXL}	300		300		ns
T _{QVHX}	200		200		ns
T _{XHQX}	30		30		ns
T _{XHDX}	0		0		ns
T _{XHDV}		117		117	ns

Symbol	Туре	Standard Clock	X2 Clock	X parameter for -M range	X parameter for -L range	Units
T _{XLXL}	Min	12 T	6 T			ns
T _{QVHX}	Min	10 T - x	5 T - x	50	50	ns
T _{XHQX}	Min	2 T - x	T - x	20	20	ns
T _{XHDX}	Min	х	х	0	0	ns
T _{XHDV}	Max	10 T - x	5 T- x	133	133	ns

Table 50. AC Parameters for a Variable Clock

9.4.8. Shift Register Timing Waveforms



EMIC

Semiconductors




9.4.9. FLASH EEPROM Programming and Verification Characteristics

TA = 21°C to 27°C; $V_{SS} = 0V$; $V_{CC} = 5V \pm 10\%$.

Table 51	Flash	Programming	Parameters
----------	-------	-------------	------------

Symbol	Parameter	Min	Max	Units
1/T _{CLCL}	Oscillator Frquency	4	6	MHz
T _{EHAZ}	Control to address float		48 T _{CLCL}	
T _{AVGL}	Address Setup to PROG Low	48 T _{CLCL}		
T _{GHAX}	Adress Hold after PROG	48 T _{CLCL}		
T _{DVGL}	Data Setup to PROG Low	48 T _{CLCL}		
T _{GHDX}	Data Hold after PROG	48 T _{CLCL}		
T _{GLGH}	PROG Width for PGMC and PGXC*	10	20	ms
T _{GLGH}	PROG Width for PGML	48 T _{CLCL}		
T _{AVQV}	Address to Valid Data		48 T _{CLCL}	
T _{ELQV}	ENABLE Low to Data Valid		48 T _{CLCL}	
T _{EHQZ}	Data Float after ENABLE	0	48 T _{CLCL}	

9.4.10. FLASH EEPROM Programming and Verification Waveforms




9.4.11. External Clock Drive Characteristics (XTAL1)


Symbol	Parameter	Min	Max	Units
T _{CLCL}	Oscillator Period	25		ns
T _{CHCX}	High Time	5		ns
T _{CLCX}	Low Time	5		ns
T _{CLCH}	Rise Time		5	ns
T _{CHCL}	Fall Time		5	ns
T _{CHCX} /T _{CLCX}	Cyclic ratio in X2 mode	40	60	%

Table 52. AC Parameters

9.4.12. External Clock Drive Waveforms




9.4.13. AC Testing Input/Output Waveforms



AC inputs during testing are driven at V_{CC} - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at V_{IH} min for a logic "1" and V_{IL} max for a logic "0".

9.4.14. Float Waveforms




For timing purposes as port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs. $I_{OL}/I_{OH} \ge \pm 20$ mA.



9.4.15. Clock Waveforms


Valid in normal clock mode. In X2 mode XTAL2 must be changed to XTAL2/2.



This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though ($T_A=25^{\circ}C$ fully loaded) RD and WR propagation delays are approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.



10. Ordering Information



*Please contact sales office for availability of the -L version