INTEGRATED CIRCUITS

DATA SHEET

74F114

Dual J-K negative edge-triggered flip flop with common clock and reset

Product specification

1996 Mar 14

IC15 Data Handbook





Dual J-K negative edge-triggered flip-flop with common clock and reset

74F114


DESCRIPTION

The 74F114, Dual Negative edge-triggered JK-Type Flip-Flop with common clock and reset inputs, features individual J, K, Clock (\overline{CP}), Set (\overline{SD}) and Reset (\overline{RD}) inputs, true and complementary outputs. The \overline{SD} and \overline{RD} inputs, when Low, set or reset the outputs as shown in the Function Table regardless of the level at the other inputs.

A High level on the clock (\overline{CP}) input enables the J and K inputs and data will be accepted. The logic levels and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the \overline{CP} is High and flip-flop will perform according to the Function Table as long as minimum setup and hold times are observed. Output changes are initiated by the High-to-Low transition of the \overline{CP} .

TYPE	TYPICAL f _{max}	TYPICAL SUPPLY CURRENT (TOTAL)
74F 11 4	100MHz	15mA

PIN CONFIGURATION



ORDERING INFORMATION


DESCRIPTION	COMMERCIAL RANGE V _{CC} = 5V ±10%, T _{amb} = 0°C to +70°C	PKG. DWG. #		
14-pin plastic DIP	N74F114N	SOT27-1		
14-pin plastic SO	N74F 11 4D	SOT108-1		

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
J0, J1	J inputs	1.0/1.0	20 μA /0.6mA
K0, K1	K inputs	1.0/1.0	20μA/0.6mA
SD0, SD1	Set inputs (active Low)	1.0/5.0	20μA/3.0mA
RD	Reset input (active Low)	1.0/10.0	20μA/6.0mA
CP	Clock Pulse input (active falling edge)	1 .0/8.0	20μA/4.8mA
Q0, \overline{Q}0; Q1, \overline{Q}1	Data outputs	50/33	1.0mA/20mA

NOTE: One (1.0) FAST unit load is defined as: 20μA in the High state and 0.6mA in the Low state.

LOGIC SYMBOL




IEC/IEEE SYMBOL



Dual J-K negative edge-triggered flip-flop with common clock and reset

74F114

LOGIC DIAGRAM



FUNCTION TABLE

	INPUTS					PUTS	OPERATING MODE						
<u>s</u> D	RD	CP	J	К	Q	Q	- OPERATING MODE						
L	Н	Х	Х	Х	Н	L	Asynchronous Set						
Н	L	Х	Х	Х	L	Н	Asynchronous Reset						
L	L	Х	Х	Х	H*	H*	Undetermined *						
Н	Н	→	h	I	q	q	Toggle						
Н	Н	\	I	h	L	Н	Load "0" (Reset)						
Н	Н	\	h	Ī	Н	L	Load "1" (Set)						
Н	Н	+	I	I	q	q	Hold "no change"						

- H = High voltage level
- h = High voltage level one setup time prior to High-to-Low clock transition
- L = Low voltage level
- I = Low voltage level one setup time prior to High-to-Low clock transition
- q = Lower case letters indicate the state of the reference output prior to the High-to-Low clock transition
- X = Don't care
- ↓ = High-to-Low clock transition

Asynchronous inputs: Low input to SD sets Q to High level, Low input to RD sets Q to Low level

Set and Reset are independent of clock

Simultaneous Low on both SD and RD makes both Q and Q High.

* = Both outputs will be High while both SD and RD are Low, but the output states are unpredictable if SD and RD go High simultaneously.

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	−0.5 to +7.0	٧
V _{IN}	Input voltage	−0.5 to +7.0	٧
I _{IN}	Input current	−30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	−0.5 to V _{CC}	٧
l _{OUT}	Current applied to output in Low output state	40	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature range	−65 to +150	°C

Dual J-K negative edge-triggered flip-flop with common clock and reset

74F114

RECOMMENDED OPERATING CONDITIONS

OVMBOL	DADAMETER		LIMITS		LINIT
SYMBOL	PARAMETER	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			8.0	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-1	mA
I _{OL}	Low-level output current			20	mA
T _{amb}	Operating free-air temperature range	0		+70	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

OVMDOL	DADAMETER		TEST CONDITION	NO1		LIMITS		
SYMBOL	PARAMETER		TEST CONDITIO)NS'	MIN	TYP ²	MAX	UNIT
V	Link lovel autout valtage		$V_{CC} = MIN, V_{IL} = MAX$	±10%V _{CC}	2.5			٧
V _{OH}	High-level output voltage		V _{IH} = MIN, I _{OH} = MAX	V _{IH} = MIN, I _{OH} = MAX ±5%V _{CC}				v
V	Level ovel output veltage		$V_{CC} = MIN, V_{IL} = MAX$	$V_{CC} = MIN, V_{IL} = MAX$ $\pm 10\% V_{CC}$			0.50	.,
V _{OL}	Low-level output voltage		$V_{IH} = MIN, I_{OL} = MAX$	±5%V _{CC}		0.35	0.50	٧
V _{IK}	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$			-0.73	-1.2	٧
l _l	Input current at maximum input	voltage	$V_{CC} = MAX, V_I = 7.0V$				100	μΑ
I _{IH}	High-level input current		$V_{CC} = MAX, V_I = 2.7V$				20	μA
		Jn, Kn					-0.6	mA
L.	Lew lovel input oursent	CP	V MAV V- 0.5V				-4.8	mA
l _{IL}	Low-level input current	SDn	$V_{CC} = MAX, V_I = 0.5V$				-3.0	mA
		RD					-6.0	mA
los	Short-circuit output current ³		$V_{CC} = MAX$	-60		-150	mA	
I _{CC}	Supply current (total) ⁴		V _{CC} = MAX			15	21	mA

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
 All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

4. Measure I_{CC} with the clock input grounded and all outputs open, with the Q and Q outputs High in turn.

74F114

AC ELECTRICAL CHARACTERISTICS


SYMBOL	PARAMETER	TEST CONDITION	T _a	_{CC} = +5.0 _{mb} = +25 0pF, R _L :	°C	V _{CC} = +5. T _{am b} = 0°C C _L = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	Waveform 1	85	100		80		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Qn or Qn	Waveform 1	2.0 2.0	5.0 5.5	6.5 7.5	2.0 2.0	7.5 8.5	ns
t _{PLH} t _{PHL}	Propagation delay SDn, RD to Qn or Qn	Waveform 2,3	2.0 2.0	4.5 4.5	6.5 6.5	2.0 2.0	7.5 7.5	ns

AC SETUP REQUIREMENTS

					LIM	ITS		
SYMBOL	PARAMETER	TEST CONDITION	T _a	_{CC} = +5.0 _{mb} = +25 0pF, R _L :	°C	V _{CC} = +5. T _{amb} = 0°C C _L = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX	1
t _S (H) t _S (L)	Setup time, High or Low Jn, Kn to CP	Waveform 1	4.0 3.5			5.0 4.0		ns
t _h (H) t _h (L)	Hold time, High or Low Jn, Kn to CP	Waveform 1	0.0 0.0			0.0 0.0		ns
t _W (H) t _W (L)	CP Pulse width High or Low	Waveform 1	4.5 4.5			5.0 5.0		ns
t _W (L)	SDn, RD Pulse width Low	Waveform 2,3	4.5			5.0		ns
t _{REC}	Recovery time SDn, RD to CP	Waveform 2,3	4.5			5.0		ns

AC WAVEFORMS


For all waveforms, $V_M = 1.5V$. The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation Delay for Data to Output, Data Setup Time and Hold Times, and Clock Pulse Width

Dual J-K negative edge-triggered flip-flop with common clock and reset

74F114



Waveform 2. Propagation Delay for Set to Output, Set Pulse Width, and Recovery Time for Set to Clock




Waveform 3. Propagation Delay for Reset to Output, Reset Pulse Width, and Recovery Time for Reset to Clock

1996 Mar 14 6

Dual J-K negative edge-triggered flip-flop with common clock and reset

74F114

TEST CIRCUIT AND WAVEFORMS




Dual J-K negative edge-triggered flip flop with common clock and reset

74F114

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT27-1	050G04	MO-001AA				-92-11-17 95-03-11

Dual J-K negative edge-triggered flip flop with common clock and reset

74F114

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	рb	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	œ	v	8	у	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	เกาหน	0.0098 0.0039		0.01		0.0098 0.0075	0.35 0.34	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN	IOCHE DATE	
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT108-1	076E06\$	MS-012AB			₩	91 08 13 95-01-23

Dual J-K negative edge-triggered flip flop with common clock and reset

74F114

DEFINITIONS					
Data Sheet Identification	Product Status	Definition			
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.			
Prelim inary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.			
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.			

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.

© Copyright Philips Electronics North America Corporation 1996
All rights reserved. Printed in U.S.A.

print code

Date of release: 05-96

Document order number:

Let's make things better.

Philips Semiconductors



