KM93C57/KM93C67

CMOS EEPROM

2K/4K Bit Serial Electrically Erasable PROM

FEATURES

- Single 5 voit supply
- Low power consumption
- Active: 3 mA (TTL)
- Standby: 250µA (TTL)
- · User selectable memory organization
 - 256 x 16 or 512 x 8 for KM93C67
 - 128 × 16 or 256 × 8 for KM93C57
- System Clock Frequency: 1 MHz (max.)
 - Automatic erase before write
 - R/B status signal during programming
- Reliable CMOS floating-gate technology
 - : 100,000 cycle Endurance
 - Data retention: 10 years

GENERAL DESCRIPTION


The KM93C57/67 is a 5V only 2K/4K bits serial I/O EEPROM and is fabricated with the well defined floating gate CMOS technology using Flower Nordheim tunneling for erasing and programming.

The KM93C57/67 can be organized as 128/256 registers of 16 bits each or as 256/512 registers by 8 bits each, which can be read/written serially by a microprocessor.

The KM93C57/67 is designed for applications up to 100,000 erase/write cycles per word and over 10 years of data retention.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION



*Note: When the ORG pin is connected to V_{CC}, X16 organization is selected. And when it is connected to ground, X8 organization is selected. If it is unconnected, then an internal pull-up device will select the X16 organization.

Pin Name	Pin Function
cs	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
N.C.	No Connection
ORG*	Memory Organization
Vcc	Power Supply



KM93C57/KM93C67

CMOS EEPROM

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on any pin relative to Vss	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to +125	°C
Storage Temperature	T _{stq}	-65 to +150	°C

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to V_{SS}, T_A=0°C to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Supply Voltage	Vss	0	0	0	V

DC OPERATING CHARACTERISTICS

(Vcc = 4.5V to 5.5V unless otherwise specified)

Parameter		Symbol	Test Condition	Min	Max	Unit
Operating Voltage		Vcc		4.5	5.5	٧
	DC	I _{CC1}	CS = V _{IH} , SK = V _{IH}	_	1	mA
Operating Current	AC	I _{CC2}	CS = V _{IH} , SK = 1.0MHz	_	3	mA
	TTL	I _{SB1}	$V_{CC} = 5.5V$, $CS = V_{IL}$	_	250	μΑ
Standby Current	CMOS	I _{SB2}	V _{CC} = 5.5V, CS = V _{SS}	_	100	μΑ
Input Low Voltage L	evels	V _{IL}		-0.3	0.8	٧
Input High Voltage L	evels	V _{IH}		2.0	Vcc+0.3	٧
		VoL	I _{OL} = 2.1mA	_	0.4	٧
Output Voltage Leve	is	V _{OH}	$I_{OH} = -400\mu A$	2.4	_	٧
Input Leakage Curre	nt	I _{IL}	V _{IN} = 5.5V	-2.5	2.5	μΑ
Output Leakage Cur	rent	loL	V _{OUT} = 5.5V, CS = 0V	-2.5	2.5	μΑ



A.C. TEST CONDITIONS

PARAMETER	VALUE
Input Pulse Level	0.45V to 2.4V
Input Rise and Fail Time	20ns
Output Load	1 TTL Gate and C _L =100pF

AC OPERATING CHARACTERISTICS

(V_{CC} = 4.5V to 5.5V unless otherwise specified)

Parameter	Symbol	Test Conditions	Limits		Unit	
	- Symbol	1651 Conditions	Min.	Max.	Oiiit	
Maximum clock frequency	f _{CLK}	_		1.0	MHz	
SK High Time	tskH	(Note 1)	500	_	ns	
SK Low Time	tskl	(Note 1)	250	_	ns	
Minimum CS Low Time	tcs	(Note 2)	250	_	ns	
CS Setup Time	toss	Relative to SK	50	_	ns	
DI Setup Time	t _{DIS}	Relative to SK	50	_	ns	
CS Hold Time	tcsh	Relative to SK	0	_	ns	
DI Hold Time	t _{DIH}	Relative to SK	100		ns	
Output Delay to Data "1"	t _{PD1}		_	500	ns	
Output Delay to Data "0"	t _{PDO}	_	_	500	ns	
CS to Status Valid	tsv	_	_	500	ns	
CS to DO in High-Z	t _{DF}			100	ns	
Write Cycle Time	t _{E/W}	_	_	10	ms	
Falling Edge of CS to Dout High-Z	t _{OH} , t _{1H}	_	_	100	ns	

Note 1: The SK spec. specifies a minimum SK clock period of 1 us, therefore in a SK clock cycle t_{SKL}+t_{SKH} must be equal or greater than to 1 us.

e.g., if t_{SKL}=250 ns then the minimum t_{SKH}=750 ns in order to meet the SK frequency specification.

Note 2: The CS must be brought low for a minimum 250 ns (tcs) between consecutive instruction cycles.




INSTRUCTION SET FOR MODE SELECTION

			Add	Iress	Da	ta	
Instruction	SB	OP Code	256 × 16 *(128 × 16)	512 × 8 (256 × 8)	256 × 16	512×8	Comment
READ	1	10	A7~A0 (A6~A0)	A8~A0 (A7~A0)	D _{OUT} (16 bit)	D _{OUT} (8 bit)	Read register at specified address
WRITE	1	01	A7~A0 (A6~A0)	A8∼A0 (A7∼A0)	D ₁₅ ~D ₀	D ₈ ∼D ₀	Write the data at specified address
ERASE	1	11	A7~A0 (A6~A0)	A8∼A0 (A7∼A0)		_	Erase the data at specified address
EWEN	1	00	11XXXXXX (11XXXXX)	11XXXXXXX (11XXXXXX)	_	_	Erase/Write enable
EWD\$	1	00	00XXXXXX (00XXXXX)	00XXXXXXX (00XXXXXXX)	_		Erase/Write disable
WRAL	1	00	01XXXXXX (01XXXXX)	10XXXXXXX (01XXXXXX)	D ₁₅ -D ₀	D ₈ ~D ₀	Write all registers
ERAL	1	00	10XXXXXX (10XXXXX)	01XXXXXXX (10XXXXXX)	_	_	Erase all registers

Note: '()' is appliable to KM93C57


TIMING DIAGRAMS SYNCHRONOUS DATA TIMING





ORGANIZATION


P/N	Organization	AN	DN
KM93C67	512× 8	A ₈	D ₇ ·
KINI93C01	256×16	A ₇	D ₁₅
KM93C57	256× 8	A ₇	D ₇
VMA2C21	128×16	A ₆	D ₁₅



















INTRODUCTION

The KM93C57/67 is a 2K/4K bit CMOS serial I/O EEPROM used with microcontrollers for non-volatile memory applications. The on chip programming voltage generator allows user to use a single 5.0V power supply. The write cycle of the KM93C57/67 is self timed with the ready/busy status of chip indicated at the DO pin. All the operations of the chip are preceded by two OP code bits, facilitating inherent protection against false writes. The DO pin is a high-Z except for the read period and the ready/busy indication period to eliminate bus contention.

It is possible to connect the DI and DO pins together as a common I/O to futher simplify the interface. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation, if A0 is a logic high level. Under such a condition the voltage level seen at DO is undefined and will depend upon the relative impedances of DO and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the DO pin.

DEVICE OPERATION READ

After a read instruction and address set is received, low to high transition of the SK clock produces output data at DO pin. A dummy bit (logical "0") proceeds the 16 bit data output string.

EWEN/EWDS

The KM93C57/67 is at the write disable (EWDS) state during the power-up period to protect against accidental disturbance. After the power-up period, the write operation must be preceded by an write enable (EWEN) operation. The write enable (EWEN) mode is maintained until a EWDS operation is executed or V_{CC} is removed from the part. Execution of the read operation is independent of both EWEN and EWDS instructions.

WRITE

The write operation is started by sequentially loading its instruction, address and data set. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle with auto erase. The chip's ready/busy status is indicated at the DO pin by bringing CS high during write cycle.

ERASE

The erase operation is started by sequentially loading its instruction, address. After the last bit of data is input on the DI pin. CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the selftimed erase cycle. The chip's ready/busy status is indicated at the DO pin by bringing CS high during erase

WRAL

The WRAL instruction is started by sequentially loading its instruction and data set. After the last bit of data is input on the DO pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle with auto-chip-erase. All cells are written simultaneously with given data.


ERAL


The ERAL instruction is started by sequentially loading its instruction. After the last bit of data is input on the DO pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the selftimed write cycle. All cells are erased simultaneously.




PACKAGE DIMENSIONS 8 PIN PLASTIC DUAL IN LINE PACKAGE


unit; inches (millimeters)






8 PIN PLASTIC SMALL OUT LINE PACKAGE









2K/4K Bit Serial Electrically Erasable PROM

FEATURES

- Enhanced extended operating voltage: 3.0V~5.5V
- Low power consumption
- Active: 3 mA (TTL)
- Standby: 250μA (TTL)
- User selectable memory organization
 - 256 × 16 or 512 × 8 for KM93C67 V
 - 128 x 16 or 256 x 8 for KM93C57 V
- System Clock Frequency: 1 MHz (max.)
 - Automatic erase before write
 - R/B status signal during programming
- Reliable CMOS floating-gate technology
 - Endurance : 100,000 cycle
 - Data retention: 10 years

GENERAL DESCRIPTION


The KM93C57V/67V is a extended voltage 2K/4K bits serial I/O EEPROM and is fabricated with the well defined floating gate CMOS technology using Flower Nordheim tunneling for erasing and programming.

The KM93C57V/67V can be organized as 128/256 registers of 16 bits each or as 256/512 registers by 8 bits each, which can be read/written serially by a microprocessor.

The KM93C57V/67V is designed for applications up to 100,000 erase/write cycles per word and over 10 years of data retention.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION



*Note: When the ORG pin is connected to V_{CC}, X16 organization is selected. And when it is connected to ground, X8 organization is selected. If it is unconnected, then an internal pull-up device will select the X16 organization.

Pin Name	Pin Function
cs	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
N.C.	No Connection
ORG*	Memory Organization
Vcc	Power Supply



PRELIMINARY CMOS EEPROM

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN}	-0.3 to +7.0	V
Temperature Under Bias	T _{bias}	-10 to +125	°C
Storage Temperature	T _{sta}	-65 to +150	°C

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to VSS, TA=0°C to 70°C)

ltem	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{CC}	3.0	_	5.5	V
Supply Voltage	Vss	0	0	0	V

DC OPERATING CHARACTERISTICS

 $(V_{CC} = 3.0V \text{ to } 5.5V \text{ unless otherwise specified})$

Parameter		Symbol	Test Condition	Min	Max	Unit
Operating Voltage		V _{cc}		3.0	5.5	V
One	(DC)	I _{CC1}	CS = SK = V _{IH}		1	mA
Operating Current	(AC)	I _{CC2}	$CS = V_{IH}$, $SK = 1MHz$		3	mA
Standby Cympat (TTL)	(TTL)	I _{SB1}	$V_{CC} = 5.5$, $CS = V_{IL}$		250	μΑ
Standby Current	(CMOS)	I _{SB2}	$V_{CC} = 5.5V$, $CS = V_{SS}$		100	μΑ
Input Low Voltage	Levels	V _{IL}		- 0.3	0.8	V
Input High Voltage	e Levels	V _{iH}		2.0	$V_{\rm CC} + 0.3$	V
Output Voltage Le	evels	V _{OL1}	I _{OL} = 2.1mA		0.4	V
$(4.5 < V_{CC} < 5.5)$	ļ	V _{OH1}	$I_{OH} = -400 \mu A$	2.4		V
Output Voltage Le	evels	V _{OL2}	$I_{OL} = 10\mu A$		0.2	V
$(3.0 < V_{CC} < 4.5)$		V _{OH2}	$I_{OH} = -10\mu A$	2.0		٧
Input Leakage Cui	rrent	l _{Li}	$V_{IN} = 5.5V$	-2.5	2.5	μΑ
Output Leakage C	urrent	ILO	V _{OUT} = 5.5V, CS = 0V	-2.5	2.5	μΑ



PRELIMINARY CMOS EEPROM

AC TEST CONDITIONS

Parameter	Value		
Input Pulse Levels	0.2V to 2.6V		
Input Rise and Fall Times	20ns		
Timing Measurement Reference Level	0.8V and 2.0V		
Output Load	1 TTL GATE and CL = 100pF		

AC OPERATING CHARACTERISTICS

 $(V_{CC} = 3.0V \text{ to } 5.5V \text{ unless otherwise specified})$

	Sumbol	Test Conditions	Limits		Unit
Parameter	Symbol	rest Conditions	Min.	Max.	
Maximum clock frequency	folk		_	1.0	MHz
SK High Time	tsĸн	(Note 1)	500	_	ns
SK Low Time			250	_	ns
Minimum CS Low Time	tcs	(Note 2)	250	_	ns
CS Setup Time	toss	Relative to SK	50		ns
DI Setup Time	tois	Relative to SK	50	_	ns
CS Hold Time	tсsн	Relative to SK	0	_	ns
DI Hold Time	t _{DIH}	Relative to SK	100	_	ns
Output Delay to Data "1"	t _{PD1}		<u> </u>	500	ns
Output Delay to Data "0"	tppo		_	500	ns
CS to Status Valid	tsv	_	_	500	ns
CS to DO in High-Z	t _{DF}	<u> </u>		100	ns
Write Cycle Time	t _{E/W}	†		10	ms
Falling Edge of CS to Dout High-Z	ton, tin	_		100	ns

Note 1: The SK spec, specifies a minimum SK clock period of 1 us, therefore in a SK clock cycle t_{SKL}+t_{SKH} must be equal or greater than to 1 μ s.

e.g., if t_{SKL}=250 ns then the minimum t_{SKH}=750 ns in order to meet the SK frequency specification.

Note 2: The CS must be brought low for a minimum 250 ns (tcs) between consecutive instruction cycles.




PRELIMINARY **CMOS EEPROM**

INSTRUCTION SET FOR MODE SELECTION

Instruction		OP Code	Address		Data			
	SB		256 × 16 *(128 × 16)	512 × 8 (256 × 8)	256 × 16	512 × 8	Comment	
READ	1	10	A7∼A0 (A6∼A0)	A8~A0 (A7~A0)	D _{OUT} (16 bit)	D _{OUT} (8 bit)	Read register at specified address	
WRITE	1	01	A7∼A0 (A6∼A0)	A8∼A0 (A7∼A0)	D ₁₅ ~D ₀	D ₈ ∼D ₀	Write the data at specified address	
ERASE	1	11	A7~A0 (A6~A0)	A8∼A0 (A7∼A0)	_	_	Erase the data at specified address	
EWEN	1	00	11XXXXXX (11XXXXX)	11XXXXXXX (11XXXXXX)	_	_	Erase/Write enable	
EWDS	1	00	00XXXXXX (00XXXXX)	OOXXXXXXX (OOXXXXXX)		_	Erase/Write disable	
WRAL	1	00	01XXXXXX (01XXXXX)	10XXXXXXX (01XXXXXX)	D ₁₅ -D ₀	D ₈ ~D ₀	Write all registers	
ERAL	1	00	10XXXXXX (10XXXXX)	01XXXXXXX (10XXXXXX)	<u> </u>	_	Erase all registers	

Note: '()' is appliable to KM93C57V

TIMING DIAGRAMS SYNCHRONOUS DATA TIMING




ORGANIZATION


P/N	Organization	AN	DN
KM93C67V	512× 8	A ₈	D ₇
	256×16	A ₇	D ₁₅
KM93C57V	256× 8	A ₇	D ₇
11110001	128×16	A ₆	D ₁₅





CMOS EEPROM


TIMING DIAGRAMS (Continued)
















PRELIMINARY **CMOS EEPROM**

INTRODUCTION

The KM93C57V/67V is a 2K/4K bit CMOS serial I/O EEPROM used with microcontrollers for non-volatile memory applications. The on chip programming voltage generator allows user to use a 3.0 V to 5.5 V single power supply. The write cycle of the KM93C57V/67V is self timed with the ready/busy status of chip indicated at the DO pin. All the operations of the chip are preceded by two OP code bits, facilitating inherent protection against false writes. The DO pin is a high-Z except for the read period and the ready/busy indication period to eliminate bus contention.

It is possible to connect the DI and DO pins together as a common I/O to futher simplify the interface. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation, if A0 is a logic high level. Under such a condition the voltage level seen at DO is undefined and will depend upon the relative impedances of DO and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the DO pin.

DEVICE OPERATION READ

After a read instruction and address set is received, low to high transition of the SK clock produces output data at DO pin. A dummy bit (logical "0") proceeds the 16 bit data output string.

EWEN/EWDS

The KM93C57/67 is at the write disable (EWDS) state during the power-up period to protect against accidental disturbance. After the power-up period, the write operation must be preceded by an write enable (EWEN) operation. The write enable (EWEN) mode is maintained until a EWDS operation is executed or Vcc is removed from the part. Execution of the read operation is independent of both EWEN and EWDS instructions.

WRITE

The write operation is started by sequentially loading its instruction, address and data set. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle with auto erase. The chip's ready/busy status is indicated at the DO pin by bringing CS high during write cycle.

ERASE

The erase operation is started by sequentially loading its instruction, address. After the last bit of data is input on the DI pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the selftimed erase cycle. The chip's ready/busy status is indicated at the DO pin by bringing CS high during erase

WRAL

The WRAL instruction is started by sequentially loading its instruction and data set. After the last bit of data is input on the DO pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the self-timed write cycle with auto-chip-erase. All cells are written simultaneously with given data.


The ERAL instruction is started by sequentially loading its instruction. After the last bit of data is input on the DO pin, CS must be brought low before the rising edge of the SK clock. This falling edge of CS initiates the selftimed write cycle. All cells are erased simultaneously.




PRELIMINARY
CMOS EEPROM

PACKAGE DIMENSIONS 8 PIN PLASTIC DUAL IN LINE PACKAGE

unit; inches (millimeters)





8 PIN PLASTIC SMALL OUT LINE PACKAGE

