

54ACT11652, 74ACT11652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

D3106, DECEMBER 1989

- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic DIPs


description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enables GAB and $\bar{G}BA$ are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.


Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and $\bar{G}BA$. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The 54ACT11652 is characterized for operation over the full military temperature range of -55°C to 125°C . The 74ACT11652 is characterized for operation from -40°C to 85°C .

54ACT11652 . . . JT PACKAGE
74ACT11652 . . . DW OR NT PACKAGE
(TOP VIEW)



54ACT11652 . . . FK PACKAGE
(TOP VIEW)



EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1989, Texas Instruments Incorporated

2 47

54ACT11652, 74ACT11652
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

D3106, DECEMBER 1989




FIGURE 1. BUS TRANSFER DIAGRAM

54ACT11652, 74ACT11652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

D3106, DECEMBER 1989

FUNCTION TABLE


INPUTS						DATA I/O†		OPERATION OR FUNCTION
GAB	GBA	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation Store A and B Data
L	H	↑	↑	X	X	Input	Unspecified†	Store A, Hold B
X	H	↑	H or L	X	X	Input	Output	Store A in both registers
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified†	Input	Hold A, Store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus
L	L	X	H or L	X	H	Output	Input	Stored B Data to A Bus
H	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus
H	H	H or L	X	H	X	Input	Output	Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus

† The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.


‡ Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered in order to load both registers.

logic symbols



logic diagram (positive logic)



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54ACT11652, 74ACT11652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

03106, DECEMBER 1989

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC}+0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND pins	± 200 mA
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

recommended operating conditions

		54ACT11652		74ACT11652		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current		-24		-24	mA
I_{OL}	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54ACT11652, 74ACT11652
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

D3106, DECEMBER 1989

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54ACT11652		74ACT11652		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4	V	
		5.5 V	5.4			5.4		5.4		
	I _{OH} = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I _{OH} = -50 mA†	5.5 V				3.85				
I _{OH} = -75 mA†	5.5 V						3.85			
V _{OL}	I _{OL} = 50 μA	4.5 V			0.1		0.1	0.1	V	
		5.5 V			0.1		0.1	0.1		
	I _{OL} = 24 mA	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
	I _{OL} = 50 mA†	5.5 V					1.65			
I _{OL} = 75 mA†	5.5 V						1.65			
I _{OZ}	A or B ports‡	V _O = V _{CC} or GND	5.5 V		±0.5		±10	±5	μA	
I _I	GAB or GBA	V _I = V _{CC} or GND	5.5 V		±0.1		±1	±1	μA	
I _{CC}		V _I = V _{CC} or GND, I _O = 0	5.5 V		8		160	80	μA	
ΔI _{CC} §		One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.9		1	1	mA	
C _i	GAB or GBA	V _I = V _{CC} or GND	5 V		4.5				pF	
C _o	A or B ports	V _O = V _{CC} or GND	5 V		12				pF	

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements, V_{CC} = 5 V ± 0.5 V (see Note 2)

PARAMETER	T _A = 25°C		54ACT11652		74ACT11652		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock} Clock frequency	0	105	0	105	0	105	MHz
t _w Pulse duration, CAB or CBA high or low	4.8		4.8		4.8		ns
t _{SU} Setup time, A before CLK↑ or B before CBA↑	4		4		4		ns
t _H Hold time, A after CAB↑ or B after CBA↑	2.5		2.5		2.5		ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54ACT11652, 74ACT11652
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

03106, DECEMBER 1989

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			54ACT11652		74ACT11652		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			105			105		105		MHz
t _{PLH}	A or B	B or A	3.8	7	9.9	3.8	11.9	3.8	11.1	ns
t _{PHL}			3.4	6.7	10.7	3.4	12.2	3.4	11.6	
t _{PLH}	CBA or CAB	A or B	5.4	8.4	11.8	5.4	14.1	5.4	13.1	ns
t _{PHL}			6.1	9.4	13.1	6.1	15.3	6.1	14.4	
t _{PLH}	SBA or SAB† with A or B high	A or B	2.8	6.2	10.1	2.8	11.8	2.8	11	ns
t _{PHL}			5.5	8.7	12.1	5.5	14.1	5.5	13.3	
t _{PLH}	SBA or SAB† with A or B low	A or B	4.9	7.8	11	4.9	13.2	4.9	12.2	ns
t _{PHL}			3.9	7.5	11.6	3.9	13.3	3.9	12.6	
t _{PZH}	G̅BA	A	3.3	7.2	11.4	3.3	13.5	3.3	12.6	ns
t _{PZL}			4.1	7.8	12.6	4.1	14.7	4.1	13.8	
t _{PHZ}	G̅BA	A	5.2	7.2	9.3	5.2	10.4	5.2	9.9	ns
t _{PLZ}			4.8	6.7	8.6	4.8	9.7	4.8	9.3	
t _{PZH}	GAB	B	5.1	9.1	13.4	5.1	16.7	5.1	15.2	ns
t _{PZL}			5.8	9.7	14.2	5.8	17.6	5.8	16.1	
t _{PHZ}	GAB	B	3.4	6.8	9.7	3.4	10.8	3.4	10.3	ns
t _{PLZ}			3.1	6	8.8	3.1	9.7	3.1	9.3	

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per transceiver	Outputs enabled	59	pF
		Outputs disabled		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265