

### 2M-BIT CMOS SYNCHRONOUS FAST SRAM 64K-WORD BY 36-BIT PIPELINED OPERATION / HSTL INTERFACE

#### Description

The  $\mu$ PD432937 is a 65,536-word by 36-bit synchronous static RAM fabricated with advanced CMOS technology using N-channel four-transistor memory cell.

The  $\mu$ PD432937 integrates unique synchronous peripheral circuitry, 2-bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock input (K).

The  $\mu$ PD432937 is suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.

The  $\mu$ PD432937GF is packaged in 100-pin plastic LQFP for high density and low capacitive loading.

#### Features

- 3.3 V (Chip) / 1.6 V (I/O) Supply
- Synchronous operation
- Internally self-timed write control
- Burst read / write : Interleaved burst sequence
- Fully registered inputs and outputs for 4-1-1-1 pipelined burst operation
- All registers triggered off positive clock edge
- Three chip enables for easy depth expansion
- Common I/O using three state outputs
- Internally controlled burst advance
- Free running active high and active low echo clock outputs
- AND tree testability
- Power down mode :

ZZ pin used to place SRAM in power down mode. Stop clock method for power down mode.

| Part number    | Class | Clock frequency<br>MHz | Maximum supply current |               | Supply voltage |                      |
|----------------|-------|------------------------|------------------------|---------------|----------------|----------------------|
|                |       |                        | Active<br>mA           | Standby<br>mA | Chip<br>V      | I/O<br>V             |
| $\mu$ PD432937 | A29   | 350                    | 400                    | 60            | 3.3 $\pm$ 0.15 | 1.6 + 0.1/<br>- 0.15 |
|                | A31   | 325                    |                        |               |                |                      |
|                | A33   | 300                    | 350                    | 50            |                |                      |
|                | A36   | 275                    |                        |               |                |                      |
|                | A40   | 250                    |                        |               |                |                      |

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

## Ordering Information


| Part number          | Clock frequency<br>MHz | Package                           |
|----------------------|------------------------|-----------------------------------|
| $\mu$ PD432937GF-A29 | 350                    | 100-pin plastic LQFP (14 × 20 mm) |
| $\mu$ PD432937GF-A31 | 325                    |                                   |
| $\mu$ PD432937GF-A33 | 300                    |                                   |
| $\mu$ PD432937GF-A36 | 275                    |                                   |
| $\mu$ PD432937GF-A40 | 250                    |                                   |

Pin Configuration (Marking Side)

/xxx indicates active low signal.

100-pin plastic LQFP (14 x 20 mm)


[μPD432937GF]



## Pin Identification

| Symbol                  | Pin number   | Description  |
|-------------------------|--|--|
| A0 - A15                | 37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48, 49  | Synchronous Address Input                                      |
| I/O1 - I/O32            | 52, 53, 56, 57, 58, 59, 62, 63, 68, 69, 72, 73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13, 18, 19, 22, 23, 24, 25, 28, 29 | Synchronous Data In,<br>Synchronous Data Out                   |
| I/OP1 - I/OP4           | 51, 80, 1, 30  | Synchronous Data In (Parity),<br>Synchronous Data Out (Parity) |
| KQA, /KQA,<br>KQB, /KQB | 16, 14, 64, 66   | Echo Clock Output  |
| /AC                     | 85   | Synchronous Address Status Input                               |
| /CE, CE2, /CE2          | 98, 97, 92   | Synchronous Chip Enable Input                                  |
| /GW                     | 88   | Synchronous Global Write Input                                 |
| K, /K                   | 89, 93   | Differential Input Clock Pair                                  |
| /RESET                  | 84   | Asynchronous Input<br>Initialize internal state at power up    |
| ZZ                      | 95   | Asynchronous Power Down State Input                            |
| /TE                     | 39   | Test Enable Input  |
| TO                      | 50   | Test Output  |
| V <sub>REF</sub>        | 38, 43   | Input Reference Voltage  |
| V <sub>DD</sub>         | 15, 41, 65, 91   | Power Supply   |
| V <sub>SS</sub>         | 17, 40, 67, 90   | Ground   |
| V <sub>DDQ</sub>        | 4, 11, 20, 27, 54, 61, 70, 77, 87, 94  | Output Buffer Power Supply                                     |
| V <sub>SSQ</sub>        | 5, 10, 21, 26, 55, 60, 71, 76  | Output Buffer Ground   |
| NC                      | 31, 32, 83, 86   | No Connection  |
| RES                     | 96   | Reserved<br>It must be tied LOW during normal operation        |

**Block Diagram**



**Burst Sequence**

**Interleaved Burst Sequence Table**

|                   |                    |
|-------------------|--------------------|
| External Address  | A15 - A2, A1, A0   |
| 1st Burst Address | A15 - A2, A1, /A0  |
| 2nd Burst Address | A15 - A2, /A1, A0  |
| 3rd Burst Address | A15 - A2, /A1, /A0 |

**Synchronous Truth Table**

| Operation                    | /CE | CE2 | /CE2 | /AC | /GW | I/O      | Address  |
|------------------------------|-----|-----|------|-----|-----|----------|----------|
| Deselected <sup>Note</sup>   | H   | ×   | ×    | L   | ×   | Hi-Z     | None     |
| Deselected <sup>Note</sup>   | L   | L   | ×    | L   | ×   | Hi-Z     | None     |
| Deselected <sup>Note</sup>   | L   | ×   | H    | L   | ×   | Hi-Z     | None     |
| Read Cycle / Begin Burst     | L   | H   | L    | L   | H   | Hi-Z     | External |
| Read Cycle / Continue Burst  | ×   | ×   | ×    | H   | ×   | Hi-Z     | Current  |
| Read Cycle / Continue Burst  | ×   | ×   | ×    | H   | ×   | Hi-Z     | Current  |
| Read Cycle / Continue Burst  | ×   | ×   | ×    | H   | ×   | Data-out | Next     |
| Read Cycle / Continue Burst  | ×   | ×   | ×    | H   | ×   | Data-out | Next     |
| Read Cycle / Continue Burst  | ×   | ×   | ×    | H   | ×   | Data-out | Next     |
| Read Cycle / Continue Burst  | ×   | ×   | ×    | H   | ×   | Data-out | None     |
| Write Cycle / Begin Burst    | L   | H   | L    | L   | L   | Hi-Z     | External |
| Write Cycle / Continue Burst | ×   | ×   | ×    | H   | L   | Data-in  | Current  |
| Write Cycle / Continue Burst | ×   | ×   | ×    | H   | L   | Data-in  | Current  |
| Write Cycle / Continue Burst | ×   | ×   | ×    | H   | L   | Data-in  | Next     |
| Write Cycle / Continue Burst | ×   | ×   | ×    | H   | ×   | Data-in  | Next     |
| Write Cycle / Continue Burst | ×   | ×   | ×    | H   | ×   | Hi-Z     | Next     |

**Note** Deselect status is held until new "Begin Burst" entry.

**Remark** × : don't care

**Asynchronous Truth Table**

| ZZ | /RESET | /TE | I/O      | Operation  |
|----|--------|-----|----------|------------|
| H  | H      | H   | Hi-Z     | Sleep Mode |
| ×  | L      | H   | Hi-Z     | Reset      |
| ×  | ×      | L   | Hi-Z     | Test Mode  |
| L  | H      | H   | Data-out | Read       |
| L  | H      | H   | Data-in  | Write      |

**Remark** × : don't care

**Electrical Specifications**

**Absolute Maximum Ratings**

| Parameter                     | Symbol           | Conditions | MIN. | TYP. | MAX.                   | Unit | Note |
|-------------------------------|------------------|------------|------|------|------------------------|------|------|
| Supply voltage                | V <sub>DD</sub>  |            | -0.5 |      | +4.0                   | V    |      |
| Output supply voltage         | V <sub>DDQ</sub> |            | -0.5 |      | V <sub>DD</sub>        | V    |      |
| Input voltage                 | V <sub>IN</sub>  |            | -0.5 |      | V <sub>DDQ</sub> + 0.5 | V    | 1    |
| Input / Output voltage        | V <sub>I/O</sub> |            | -0.5 |      | V <sub>DDQ</sub> + 0.5 | V    | 1    |
| Operating ambient temperature | T <sub>A</sub>   |            | 0    |      | 70                     | °C   |      |
| Storage temperature           | T <sub>stg</sub> |            | -55  |      | +125                   | °C   |      |

**Note 1.** -1.0 V (MIN.) (Pulse width : 2 ns)

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended DC Operating Conditions (T<sub>A</sub> = 0 to 70 °C)**

| Parameter                | Symbol           | Conditions | MIN.                   | TYP.                 | MAX.                   | Unit | Note |
|--------------------------|------------------|------------|------------------------|----------------------|------------------------|------|------|
| Supply voltage           | V <sub>DD</sub>  |            | 3.15                   | 3.3                  | 3.45                   | V    |      |
| Output supply voltage    | V <sub>DDQ</sub> |            | 1.45                   | 1.6                  | 1.7                    | V    |      |
| High level input voltage | V <sub>IH</sub>  |            | V <sub>REF</sub> + 0.1 |                      | V <sub>DDQ</sub> + 0.3 | V    |      |
| Low level input voltage  | V <sub>IL</sub>  |            | -0.3                   |                      | V <sub>REF</sub> - 0.1 | V    | 1    |
| Input reference voltage  | V <sub>REF</sub> |            | 0.7                    | V <sub>DDQ</sub> / 2 | 0.85                   | V    |      |

**Note 1.** -1.0 V (MIN.) (Pulse width : 2 ns)

**Recommended AC Operating Conditions (T<sub>A</sub> = 0 to 70 °C)**

| Parameter                | Symbol                | Conditions | MIN.                   | TYP. | MAX.                   | Unit | Note |
|--------------------------|-----------------------|------------|------------------------|------|------------------------|------|------|
| Input reference voltage  | V <sub>REF(RMS)</sub> |            | -5 %                   |      | +5 %                   | V    |      |
| Low level input voltage  | V <sub>IL</sub>       |            | -0.3                   |      | V <sub>REF</sub> - 0.2 | V    |      |
| High level input voltage | V <sub>IH</sub>       |            | V <sub>REF</sub> + 0.2 |      | V <sub>DDQ</sub> + 0.3 | V    |      |

**Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)**

| Parameter                  | Symbol           | Test condition         | MIN. | TYP. | MAX. | Unit | Note |
|----------------------------|------------------|------------------------|------|------|------|------|------|
| Input capacitance          | C <sub>IN</sub>  | V <sub>IN</sub> = 0 V  |      |      | 7    | pF   |      |
| Input / Output capacitance | C <sub>I/O</sub> | V <sub>I/O</sub> = 0 V |      |      | 7    | pF   |      |
| Clock input capacitance    | C <sub>clk</sub> | V <sub>clk</sub> = 0 V |      |      | 7    | pF   | 1    |

**Note 1.** C<sub>clk</sub> is for both K and /K.

**Remark** These parameters are periodically sampled and not 100% tested.

DC Characteristics (T<sub>A</sub> = 0 to 70 °C, V<sub>DD</sub> = 3.3 V ± 0.15 V)

| Parameter                                 | Symbol   | Test condition   | MIN.                  | TYP. | MAX. | Unit | Note |
|---|--|--|-----------------------|------|------|------|------|
| Input leakage current                     | I <sub>LI</sub>  | V <sub>IN</sub> = 0 V to V <sub>DD</sub>   | -2                    |      | +2   | μA   |      |
| I/O leakage current                       | I <sub>LO</sub>  | V <sub>I/O</sub> = 0 V to V <sub>DD</sub> , Output disabled.   | -2                    |      | +2   | μA   |      |
| Operating supply current                  | I <sub>DD</sub>  | Device selected, Cycle = MAX.,<br>V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>DDQ</sub> - 0.2 V                                  | -A29                  |      | 400  | mA   |      |
|   |  |  | -A31                  |      | 400  |      |      |
|   |  |  | -A33                  |      | 350  |      |      |
|   |  |  | -A36                  |      | 350  |      |      |
|   |  |  | -A40                  |      | 350  |      |      |
| Operating V <sub>DDQ</sub> supply current | I <sub>DDQ</sub>   | All outputs toggling, Cycle = MAX.,<br>C <sub>L</sub> = 20 pF  | -A29                  |      | 437  | mA   | 1    |
|   |  |  | -A31                  |      | 406  |      |      |
|   |  |  | -A33                  |      | 374  |      |      |
|   |  |  | -A36                  |      | 343  |      |      |
|   |  |  | -A40                  |      | 311  |      |      |
| Standby supply current                    | I <sub>SB</sub>  | Device deselected, Cycle = MAX.,<br>V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>DDQ</sub> - 0.2 V,<br>All inputs are static.     | -A29                  |      | 150  | mA   |      |
|   |  |  | -A31                  |      | 150  |      |      |
|   |  |  | -A33                  |      | 110  |      |      |
|   |  |  | -A36                  |      | 110  |      |      |
|   |  |  | -A40                  |      | 110  |      |      |
|   | I <sub>SB1</sub>   | Device deselected,<br>Cycle = 0 MHz,<br>V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>DDQ</sub> - 0.2 V,<br>All inputs are static. | -A29                  |      | 60   | mA   |      |
|   |  |  | -A31                  |      | 60   |      |      |
|   |  |  | -A33                  |      | 50   |      |      |
|   |  |  | -A36                  |      | 50   |      |      |
|   |  |  | -A40                  |      | 50   |      |      |
| I <sub>SB2</sub>                          | Sleep Mode (ZZ = V <sub>IH</sub> ), All inputs are static. |  |                       | 5.0  | mA   |      |      |
| High level output voltage                 | V <sub>OH</sub>  | V <sub>DDQ</sub> = 1.45 to 1.7 V, I <sub>OH</sub> = -1 mA  | V <sub>DDQ</sub> -0.4 |      |      | V    |      |
| Low level output voltage                  | V <sub>OL</sub>  | V <sub>DDQ</sub> = 1.45 to 1.7 V, I <sub>OL</sub> = +1 mA  |                       |      | 0.4  | V    |      |


Note 1. See next page.




AC Characteristics ( $T_A = 0$  to  $70$  °C,  $V_{DD} = 3.3$  V  $\pm$  0.15 V,  $V_{DDQ} = 1.45$  to  $1.7$  V)

**AC Test Conditions**


**Input waveform (Rise / Fall time : 1.0 V / ns)**



**Output waveform**



**Output load condition**




**Remark**  $C_L$  includes capacitances of the probe and jig, and stray capacitances.

Read and Write Cycle

| Parameter                         | Symbol         | -A29<br>(350 MHz) |        | -A31<br>(325 MHz) |      | -A33<br>(300 MHz) |      | -A36<br>(275 MHz) |      | -A40<br>(250 MHz) |      | Unit   | Note |     |
|-----------------------------------|----------------|-------------------|--------|-------------------|------|-------------------|------|-------------------|------|-------------------|------|--------|------|-----|
|                                   |                | MIN.              | MAX.   | MIN.              | MAX. | MIN.              | MAX. | MIN.              | MAX. | MIN.              | MAX. |        |      |     |
|                                   |                | Clock cycle time  | TKHKKH | 2.85              | –    | 3.07              | –    | 3.3               | –    | 3.6               | –    |        |      | 4.0 |
| Clock high pulse width            | TKHKL          | 1.02              | –      | 1.1               | –    | 1.2               | –    | 1.32              | –    | 1.45              | –    | ns     |      |     |
| Clock low pulse width             | TKLKH          | 1.02              | –      | 1.1               | –    | 1.2               | –    | 1.32              | –    | 1.45              | –    | ns     |      |     |
| Clock (K) to clock (/K)           | TKHKB          | 1.28              | 1.58   | 1.38              | 1.70 | 1.50              | 1.83 | 1.65              | 1.99 | 1.82              | 2.18 | ns     |      |     |
| Clock to echo clock (/KQ) low     | TKHKE          | 1.1               | 2.1    | 1.1               | 2.3  | 1.1               | 2.6  | 1.1               | 2.9  | 1.1               | 3.2  | ns     |      |     |
| Output setup to Echo clock (/KQ)  | TQVKE          | 0.9               | –      | 0.9               | –    | 0.9               | –    | 0.9               | –    | 0.9               | –    | ns     |      |     |
| Output hold from echo clock (/KQ) | TKEQX          | 0.9               | –      | 0.9               | –    | 0.9               | –    | 0.9               | –    | 0.9               | –    | ns     |      |     |
| Setup time                        | Address        | TAVKH             | 0.7    | –                 | 0.8  | –                 | 0.9  | –                 | 1.0  | –                 | 1.2  | –      | ns   |     |
|                                   | Address status | TADSVKH           | 0.7    | –                 | 0.8  | –                 | 0.9  | –                 | 1.0  | –                 | 1.2  | –      | ns   |     |
|                                   | Data-in        | TDVKH             | 0.8    | –                 | 0.9  | –                 | 1.0  | –                 | 1.1  | –                 | 1.3  | –      | ns   |     |
|                                   | Global write   | TWVKH             | 0.7    | –                 | 0.8  | –                 | 0.9  | –                 | 1.0  | –                 | 1.2  | –      | ns   |     |
|                                   | Chip enable    | TCVKH             | 0.7    | –                 | 0.8  | –                 | 0.9  | –                 | 1.0  | –                 | 1.2  | –      | ns   |     |
| Hold time                         | Address        | TKHAX             | 2.6    | –                 | 2.9  | –                 | 3.2  | –                 | 3.6  | –                 | 4.0  | –      | ns   |     |
|                                   | Address status | TKHADSX           | 0.25   | –                 | 0.35 | –                 | 0.45 | –                 | 0.6  | –                 | 0.7  | –      | ns   |     |
|                                   | Data-in        | TKHDX             | 0.15   | –                 | 0.25 | –                 | 0.35 | –                 | 0.5  | –                 | 0.65 | –      | ns   |     |
|                                   | Global write   | TKHWX             | 0.25   | –                 | 0.35 | –                 | 0.45 | –                 | 0.6  | –                 | 0.5  | –      | ns   |     |
|                                   | Chip enable    | TKHCX             | 2.6    | –                 | 2.9  | –                 | 3.2  | –                 | 3.6  | –                 | 4.0  | –      | ns   |     |
| ZZ recovery time                  | TZZR           | 2                 | –      | 2                 | –    | 2                 | –    | 2                 | –    | 2                 | –    | clocks |      |     |


READ - READ - WRITE



**Note** /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.

**Remark** Qn(A2) refers to output from address A2. Q1-Q4 refer to outputs according to burst sequence.


READ - DESELECT (standby) - READ



**Note** /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.

**Remark** Qn(A1) refers to output from address A1. Q1-Q4 refer to outputs according to burst sequence.


WRITE - WRITE - READ



**Note** /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.


**Remark** Qn(A3) refers to output from address A3. Q1-Q4 refer to outputs according to burst sequence.

DUAL BANK READ



**Remark** Qn(A2) refers to output from address A2. Q1-Q4 refer to outputs according to burst sequence.


**STOP CLOCK OPERATION (READ)**



**Note** /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.


**Remark** Qn(A2) refers to output from address A2. Q1-Q4 refer to outputs according to burst sequence.

**STOP CLOCK OPERATION (WRITE)**



**Note** /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.


**STOP CLOCK OPERATION (DESELECT)**



**Note** /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.


**Remark** Qn(A2) refers to output from address A2. Q1-Q4 refer to outputs according to burst sequence.

**POWER DOWN CYCLE (using ZZ)**




**Remark** Qn(A1) refers to output from address A1. Q1-Q4 refer to outputs according to burst sequence.

POWER DOWN CYCLE (using STOP CLOCK Method)



Remark Qn(A1) refers to output from address A1. Q1-Q4 refer to outputs according to burst sequence.

READ CYCLE




**Note** /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.

**Remark** Qn(A2) refers to output from address A2. Q1-Q4 refer to outputs according to burst sequence.




WRITE CYCLE




**Note** /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.

**TIMING DIAGRAM REFERENCE for CENTERED ECHO CLOCK**



**RESET OPERATION**



**Remark** This device needs this RESET OPERATION after power-up.




Test input assignments for μPD432937 (64 K words x 36 bits), 100 pin plastic LQFP


| Signal | Pin | Signal | Pin | Signal | Pin | Signal | Pin |
|--------|-----|--------|-----|--------|-----|--------|-----|
| I/O3   | 1   | I/O30  | 28  | A10    | 44  | I/O3   | 56  |
| I/O17  | 2   | A7     | 99  | A11    | 45  | I/O4   | 57  |
| I/O18  | 3   | A6     | 100 | A12    | 46  | I/O5   | 58  |
| I/O19  | 6   | I/O32  | 29  | A1     | 36  | I/O6   | 59  |
| I/O20  | 7   | I/OP4  | 30  | A0     | 37  | I/O7   | 62  |
| I/O21  | 8   | A5     | 32  | RES    | 96  | I/O8   | 63  |
| I/O22  | 9   | /CE    | 98  | /RESET | 84  | I/O9   | 68  |
| I/O23  | 12  | /CE2   | 92  | A13    | 47  | I/O10  | 69  |
| I/O24  | 13  | ZZ     | 95  | A14    | 48  | I/O11  | 72  |
| I/O25  | 18  | A4     | 33  | A15    | 49  | I/O12  | 73  |
| I/O26  | 19  | A3     | 34  | A9     | 81  | I/O13  | 74  |
| I/O27  | 22  | A2     | 35  | A8     | 82  | I/O14  | 75  |
| I/O28  | 23  | CE2    | 97  | I/OP1  | 51  | I/O15  | 78  |
| I/O29  | 24  | /GW    | 88  | I/O1   | 52  | I/O16  | 79  |
| I/O30  | 25  | /AC    | 85  | I/O2   | 53  | I/OP4  | 80  |

Package Drawing

100 PIN PLASTIC LQFP (14 × 20)



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS                            | INCHES                                    |
|------|--|---|
| A    | 22.0±0.2                               | 0.866±0.008                               |
| B    | 20.0±0.2                               | 0.787 <sup>+0.009</sup> <sub>-0.008</sub> |
| C    | 14.0±0.2                               | 0.551 <sup>+0.009</sup> <sub>-0.008</sub> |
| D    | 16.0±0.2                               | 0.630±0.008                               |
| F    | 0.825                                  | 0.032                                     |
| G    | 0.575                                  | 0.023                                     |
| H    | 0.32 <sup>+0.08</sup> <sub>-0.07</sub> | 0.013±0.003                               |
| I    | 0.13                                   | 0.005                                     |
| J    | 0.65 (T.P.)                            | 0.026 (T.P.)                              |
| K    | 1.0±0.2                                | 0.039 <sup>+0.009</sup> <sub>-0.008</sub> |
| L    | 0.5±0.2                                | 0.020 <sup>+0.008</sup> <sub>-0.009</sub> |
| M    | 0.17 <sup>+0.06</sup> <sub>-0.05</sub> | 0.007±0.002                               |
| N    | 0.10                                   | 0.004                                     |
| P    | 1.4                                    | 0.055                                     |
| Q    | 0.125±0.075                            | 0.005±0.003                               |
| R    | 3° <sup>+7°</sup> <sub>-3°</sub>       | 3° <sup>+7°</sup> <sub>-3°</sub>          |
| S    | 1.7 MAX.                               | 0.067 MAX.                                |

S100GF-65-8ET

**Recommended Soldering Condition**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD432937.

**Type of Surface Mount Devices**

$\mu$ PD432937GF : 100-pin plastic LQFP (14 x 20 mm)

## NOTES FOR CMOS DEVICES

**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- **The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.**
  - No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
  - NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
  - Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
  - While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
  - NEC devices are classified into the following three quality grades:  
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
    - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
    - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
    - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
- The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.