

## General Description

The ICS813253 is a PLL based synchronous clock generator that is optimized for Gigabit Ethernet and PCI Express™ clock jitter attenuation and frequency translation. The device contains two internal frequency multiplication stages that are cascaded in series. The first stage is a VCXO PLL that is optimized to provide reference clock jitter attenuation. The second stage is a FemtoClock® frequency multiplier that provides the low jitter, high frequency Gigabit Ethernet or PCI Express™ output clock.

Pre-divider and output divider multiplication ratios are selected using device selection control pins. The multiplication ratios are optimized to support most common clock rates used in Gigabit Ethernet and PCI-Express applications. The VCXO requires the use of an external, inexpensive pullable crystal. The VCXO uses external passive loop filter components which allows configuration of the PLL loop bandwidth and damping characteristics.

## Features


- Three differential LVPECL output pairs
- One differential input supports the following input types: LVPECL, LVDS, LVHSTL, HCSL
- Accepts input frequencies from 19.6MHz to 136MHz, including: 25MHz, 62.5MHz, 100MHz and 125MHz input clocks
- Attenuates the phase jitter of the input clock by using a low-cost fundamental mode VCXO crystal
- Outputs common Gigabit Ethernet or PCI Express clock rates
- VCXO PLL bandwidth can be optimized for jitter attenuation and reference tracking using external loop filter connection
- Absolute pull range:  $\pm 50$ ppm
- FemtoClock frequency multiplier provides low jitter, high frequency output
- FemtoClock VCO range: 490MHz - 680MHz
- RMS phase jitter @ 156.25MHz, using a 25MHz crystal (1.875MHz – 20MHz): 0.421ps (typical)
- Full 3.3V supply, or mixed 3.3V core 2.5V output supply
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package
- Use replacement devices 813N252CKI-02LF, 813N252BKI-04LF

## Pin Assignment

**ICS813253**  
**24 Lead TSSOP**  
**4.4mm x 7.85mm x 0.925mm**  
**package body**  
**G Package**  
**Top View**

LF	1	24	OE
V <sub>CCA</sub>	2	23	V <sub>CCO</sub>
V <sub>CC</sub>	3	22	nQ2
V <sub>CCO</sub>	4	21	Q2
nQ0	5	20	nQ1
Q0	6	19	Q1
PSEL0	7	18	FSEL0
V <sub>EE</sub>	8	17	V <sub>EE</sub>
PSEL1	9	16	FSEL1
XTAL_OUT	10	15	nBYPASS
XTAL_IN	11	14	CLK
V <sub>EE</sub>	12	13	nCLK

## Block Diagram



**Table 1. Pin Descriptions**

Number	Name	Type		Description
1	LF	Analog Input/Output		Loop filter connection node pin.
2	V <sub>CCA</sub>	Power		Analog supply pin.
3	V <sub>CC</sub>	Power		Core supply pin.
4, 23	V <sub>CCO</sub>	Power		Output power supply pins.
5, 6	nQ0, Q0	Output		Differential clock outputs. LVPECL interface levels.
7, 9	PSEL0, PSEL1	Input	Pullup	Pre-divider select pins. LVCMOS/LVTTL interface levels. See Table 3A.
8, 12, 17	V <sub>EE</sub>	Power		Negative supply pins.
10, 11	XTAL_OUT, XTAL_IN	Input		VCXO crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
13	nCLK	Input	Pullup/Pulldown	Inverting differential clock input. V <sub>CC</sub> /2 bias voltage when left floating.
14	CLK	Input	Pulldown	Non-inverting differential clock input.
15	nBypass	Input	Pullup	PLL Bypass control pin. See Table 3D.
16, 18	FSEL1, FSEL0	Input	Pullup	Select pins. See Table 3B.
19, 20	Q1, nQ1	Output		Differential clock outputs. LVPECL interface levels.
21, 22	Q2, nQ2	Output		Differential clock outputs. LVPECL interface levels.
24	OE	Input	Pullup	Output enable. LVCMOS/LVTTL interface levels. See Table 3C.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

**Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

**Function Tables****Table 3A. Pre-divider Selection Function Table**

Inputs		Pre-Divider Value
PSEL1	PSEL0	
0	0	÷1
0	1	÷2.5
1	0	÷4
1	1	÷5 (default)

**Table 3B. FSEL Function Table**

Inputs		Output Divider Value
FSEL1	FSEL0	
0	0	÷2
0	1	÷4
1	0	÷5
1	1	÷25 (default)

**Table 3C. OE Function Table**

Input	Clock Outputs	
	Q[0:2]	nQ[0:2]
0	LOW	HIGH
1	Enabled	Enabled (default)

**Table 3D. Bypass Function Table**

nBypass Input	Operation
0	VCXO jitter attenuation PLL and FemtoClock multiplier bypassed. Input passed directly to the output divider.
1 (default)	Normal operation mode.

**Table 3E. Example Frequency Function Table**

Input Frequency (MHz)	PSEL1	PSEL0	Input Divider	VCXO Crystal Frequency (MHz)	FemtoClock VCO Frequency (MHz)	FSEL1	FSEL0	Output Divider Value	Output Frequency (MHz)
25	0	0	÷1	25	625	0	0	÷2	312.5
25	0	0	÷1	25	625	0	1	÷4	156.25
25	0	0	÷1	25	625	1	0	÷5	125
25	0	0	÷1	25	625	1	1	÷25	25
62.5	0	1	÷2.5	25	625	0	0	÷2	312.5
62.5	0	1	÷2.5	25	625	0	1	÷4	156.25
62.5	0	1	÷2.5	25	625	1	0	÷5	125
62.5	0	1	÷2.5	25	625	1	1	÷25	25
100	1	0	÷4	25	625	0	0	÷2	312.5
100	1	0	÷4	25	625	0	1	÷4	156.25
100	1	0	÷4	25	625	1	0	÷5	125
100	1	0	÷4	25	625	1	1	÷25	25
100	1	1	÷5	20	500	0	0	÷2	250
100	1	1	÷5	20	500	0	1	÷4	125
100	1	1	÷5	20	500	1	0	÷5	100
100	1	1	÷5	20	500	1	1	÷25	20
125	1	1	÷5	25	625	0	0	÷2	312.5
125	1	1	÷5	25	625	0	1	÷4	156.25
125	1	1	÷5	25	625	1	0	÷5	125
125	1	1	÷5	25	625	1	1	÷25	25

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, $V_{CC}$	4.6V
Inputs, $V_I$	-0.5V to $V_{CC} + 0.5V$
Outputs, $I_O$ Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\theta_{JA}$	82.3°C/W (0 mps)
Storage Temperature, $T_{STG}$	-65°C to 150°C

## DC Electrical Characteristics

**Table 4A. LVPECL Power Supply DC Characteristics,  $V_{CC} = V_{CCO} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0^\circ C$  to  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{CC}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{CCA}$	Analog Supply Voltage		$V_{CC} - 0.12$	3.3	$V_{CC}$	V
$V_{CCO}$	Output Supply Voltage		3.135	3.3	3.465	V
$I_{EE}$	Power Supply Current				130	mA
$I_{CCA}$	Analog Supply Current				12	mA

**Table 4B. LVPECL Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{CCO} = 2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0^\circ C$  to  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{CC}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{CCA}$	Analog Supply Voltage		$V_{CC} - 0.12$	3.3	$V_{CC}$	V
$V_{CCO}$	Output Supply Voltage		2.375	2.5	2.625	V
$I_{EE}$	Power Supply Current				130	mA
$I_{CCA}$	Analog Supply Current				12	mA

**Table 4C. LVCMOS/LVTTL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{IH}$	Input High Voltage		2		$V_{CC} + 0.3$	V
$V_{IL}$	Input Low Voltage		-0.3		0.8	V
$I_{IH}$	Input High Current	OE, PSEL[1:0], nBypass, FSEL[1:0] $V_{CC} = V_{IN} = 3.465V$			5	$\mu A$
$I_{IL}$	Input Low Current	OE, PSEL[1:0], nBypass, FSEL[1:0] $V_{CC} = 3.465, V_{IN} = 0V$	-150			$\mu A$

**Table 4D. Differential DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $70^\circ C$** 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$I_{IH}$	Input High Current	CLK, nCLK	$V_{CC} = V_{IN} = 3.465V$		150	$\mu A$
$I_{IL}$	Input Low Current	CLK	$V_{CC} = 3.465V, V_{IN} = 0V$	-5		$\mu A$
		nCLK	$V_{CC} = 3.465V, V_{IN} = 0V$	-150		$\mu A$
$V_{PP}$	Peak-to-Peak Input Voltage; NOTE 1		0.15		1.3	V
$V_{CMR}$	Common Mode Input Voltage; NOTE 1, 2		$V_{EE} + 0.5$		$V_{CC} - 0.85$	V

NOTE 1:  $V_{IL}$  should not be less than -0.3V.NOTE 2: Common mode voltage is defined as  $V_{IH}$ .**Table 4E. DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{CCO} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0^\circ C$  to  $70^\circ C$** 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{OH}$	Output High Voltage; NOTE 1		$V_{CCO} - 1.4$		$V_{CCO} - 0.9$	V
$V_{OL}$	Output Low Voltage; NOTE 1		$V_{CCO} - 2.15$		$V_{CCO} - 1.7$	V
$V_{SWING}$	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{CCO} - 2V$ . See Parameter Measurement Information section, *3.3V Output Load Test Circuit*.

## AC Electrical Characteristics

**Table 5A. AC Characteristics,  $V_{CC} = V_{CCO} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0^\circ C$  to  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$f_{IN}$	Input Frequency	Pre-divider = $\div 1$	19.6		27.2	MHz
		Pre-divider = $\div 2.5$	49		68	MHz
		Pre-divider = $\div 4$	78.4		108.8	MHz
		Pre-divider = $\div 5$	98		136	MHz
$f_{OUT}$	Output Frequency	Output Divider = $\div 2$	245		340	MHz
		Output Divider = $\div 4$	122.5		170	MHz
		Output Divider = $\div 5$	98		136	MHz
		Output Divider = $\div 25$	19.6		27.2	MHz
$f_{jit}(\emptyset)$	RMS Phase Jitter, (Random), NOTE 1	156.25MHz $f_{OUT}$ , 25MHz crystal, Integration Range: 1.875MHz – 20MHz		0.421		ps
$f_{jit}(per)$	Period Jitter, RMS; NOTE 2			2.5	3.25	ps
$f_{jit}(cc)$	Cycle-to-Cycle Jitter; NOTE 3, 4				20	ps
$t_{sk}(o)$	Output Skew; NOTE 3, 5				35	ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80%	275		725	ps
odc	Output Duty Cycle		48		52	%
$t_{LOCK}$	VCXO & FemtoClock PLL Lock Time; NOTE 6	Reference Clock Input is $\pm 50ppm$ from Nominal Frequency			205	ms

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized with outputs at the same frequency using the loop filter components for the mid loop bandwidth. Refer to *VCXO-PLL Loop Bandwidth Selection Table*.

NOTE 1: Refer to the Phase Noise Plot.

NOTE 2: Characterized with outputs at the same frequency using the loop filter components for the mid loop bandwidth. Refer to the *VCXO-PLL Loop Bandwidth Selection Table*.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Outputs terminated with  $50\Omega$  to  $V_{CCO} - 2V$ .

NOTE 5: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 6: Lock Time measured from power-up to stable output frequency.

**Table 5B. AC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{CCO} = 2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0^\circ C$  to  $70^\circ C$** 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$f_{IN}$	Input Frequency	Pre-divider = $\div 1$	19.6		27.2	MHz
		Pre-divider = $\div 2.5$	49		68	MHz
		Pre-divider = $\div 4$	78.4		108.8	MHz
		Pre-divider = $\div 5$	98		136	MHz
$f_{OUT}$	Output Frequency	Output Divider = $\div 2$	245		340	MHz
		Output Divider = $\div 4$	122.5		170	MHz
		Output Divider = $\div 5$	98		136	MHz
		Output Divider = $\div 25$	19.6		27.2	MHz
$f_{jit}(\emptyset)$	RMS Phase Jitter, (Random), NOTE 1	156.25MHz $f_{OUT}$ , 25MHz crystal, Integration Range: 1.875MHz – 20MHz		0.424		ps
$f_{jit}(per)$	Period Jitter, RMS; NOTE 2			2.5	3.5	ps
$f_{jit}(cc)$	Cycle-to-Cycle Jitter; NOTE 3, 4				20	ps
$t_{sk}(o)$	Output Skew; NOTE 3, 5				35	ps
$t_{R} / t_{F}$	Output Rise/Fall Time	20% to 80%	275		725	ps
odc	Output Duty Cycle		48		52	%
$t_{LOCK}$	VCXO & FemtoClock PLL Lock Time; NOTE 6	Reference Clock Input is $\pm 50ppm$ from Nominal Frequency			205	ms

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized with outputs at the same frequency using the loop filter components for the mid loop bandwidth. Refer to *VCXO-PLL Loop Bandwidth Selection Table*.

NOTE 1: Refer to the Phase Noise Plot.

NOTE 2: Characterized with outputs at the same frequency using the loop filter components for the mid loop bandwidth. Refer to the *VCXO-PLL Loop Bandwidth Selection Table*.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Outputs terminated with  $50\Omega$  to  $V_{CCO} - 2V$ .


NOTE 5: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 6: Lock Time measured from power-up to stable output frequency.

### Typical Phase Noise at 156.25MHz (3.3V output)




### Typical Phase Noise at 156.25MHz (2.5V output)







### Parameter Measurement Information




3.3V LVPECL Output Load AC Test Circuit




3.3V Core/2.5V LVPECL Output Load AC Test Circuit




Differential Input Level



RMS Phase Jitter




Output Skew




Period Jitter


### Parameter Measurement Information




**Cycle-to-Cycle Jitter**



**Output Rise/Fall Time**



**Output Duty Cycle/Pulse Width/Period**



**VCXO & FemtoClock PLL Lock Time**

## Applications Information

### Wiring the Differential Input to Accept Single-ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_1 = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_1$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_1$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver ( $R_o$ ) and the series resistance ( $R_s$ ) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{IL}$  cannot be less than  $-0.3V$  and  $V_{IH}$  cannot be more than  $V_{CC} + 0.3V$ . Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.





Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels


### Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 2A to 2E* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult


with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 2A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




**Figure 2A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver**




**Figure 2B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver**



**Figure 2C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver**



**Figure 2D. CLK/nCLK Input Driven by a 3.3V LVDS Driver**



**Figure 2E. CLK/nCLK Input Driven by a 3.3V HCSL Driver**

## Recommendations for Unused Input and Output Pins

### Inputs:

#### LVC MOS Control Pins

All control pins have internal pullups; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

### Outputs:

#### LVPECL Outputs

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

## Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion.

*Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 3A. 3.3V LVPECL Output Termination




Figure 3B. 3.3V LVPECL Output Termination

## Termination for 2.5V LVPECL Outputs

Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_C - 2V$ . For  $V_{CCO} = 2.5V$ , the  $V_{CCO} - 2V$  is very close to ground

level. The R3 in Figure 4B can be eliminated and the termination is shown in Figure 4C.




Figure 4A. 2.5V LVPECL Driver Termination Example




Figure 4B. 2.5V LVPECL Driver Termination Example




Figure 4C. 2.5V LVPECL Driver Termination Example

## VCXO-PLL EXTERNAL COMPONENTS

Choosing the correct external components and having a proper printed circuit board (PCB) layout is a key task for quality operation of the VCXO-PLL. In choosing a crystal, special precaution must be taken with the package and load capacitance ( $C_L$ ). In addition, frequency, accuracy and temperature range must also be considered. Since the pulling range of a crystal also varies with the package, it is recommended that a metal-canned package like HC49 be used. Generally, a metal-canned package has a larger pulling range than a surface mounted device (SMD). For crystal selection information, refer to the *VCXO Crystal Selection Application Note*.

The crystal's load capacitance ( $C_L$ ) characteristic determines its resonating frequency and is closely related to the VCXO tuning range. The total external capacitance seen by the crystal when installed on a board is the sum of the stray board capacitance, IC package lead capacitance, internal varactor capacitance and any installed tuning capacitors ( $C_{TUNE}$ ).

If the crystal ( $C_L$ ) is greater than the total external capacitance, the VCXO will oscillate at a higher frequency than the crystal specification. If the crystal ( $C_L$ ) is lower than the total external capacitance, the VCXO will oscillate at a lower frequency than the crystal specification. In either case, the absolute tuning range is reduced. The correct value of ( $C_L$ ) is dependent on the characteristics of the VCXO. The recommended ( $C_L$ ) in the Crystal Parameter Table balances the tuning range by centering the tuning curve.

### VCXO Characteristics Table


Symbol	Parameter	Typical	Units
$k_{VCXO}$	VCXO Gain	10,000	Hz/V
$C_{V\_LOW}$	Low Varactor Capacitance	11.6	pF
$C_{V\_HIGH}$	High Varactor Capacitance	25.7	pF

### Crystal Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
	Mode of Oscillation		Fundamental			
$f_N$	Frequency			25		MHz
$f_T$	Frequency Tolerance				±20	ppm
$f_S$	Frequency Stability				±20	ppm
	Operating Temperature Range		0		+70	°C
$C_L$	Load Capacitance			10		pF
$C_O$	Shunt Capacitance			4		pF
$C_O / C_1$	Pullability Ratio			220	240	
$F_{L\_3OVT}$	3 <sup>rd</sup> Overtone $F_L$		200			ppm
$F_{L\_3OVT\_spurs}$	3 <sup>rd</sup> Overtone $F_L$ Spurs		200			ppm
ESR	Equivalent Series Resistance				20	Ω
	Drive Level				1	mW
	Aging @ 25 °C	First Year			±3	ppm
		Ten Years			±10	ppm

The frequency of oscillation in the third overtone mode is not necessarily at exactly three times the fundamental frequency. The mechanical properties of the quartz element dictate the position of the overtones relative to the fundamental. The oscillator circuit may excite both the fundamental and overtone modes simultaneously. This will cause a nonlinearity in the tuning curve. This potential problem is the problem VCXO crystals are required to be tested for absence of any activity inside a ±200ppm window at three times the fundamental frequency. Refer to  $F_{L\_3OVT}$  and  $F_{L\_3OVT\_spurs}$  in the crystal Characteristics table.

The crystal and external loop filter components should be kept as close as possible to the device. Loop filter and crystal traces should be kept short and separated from each other. Other signal traces should be kept separate and not run underneath the device, loop filter or crystal components.



### VCXO-PLL Loop Bandwidth Selection Table

Bandwidth	Crystal Frequency	$R_S$ (kΩ)	$C_S$ (μF)	$C_P$ (μF)
100Hz (Low)	25MHz	0.562	10	0.001
215Hz (Mid)	25MHz	1.21	10	0.001
400Hz (High)	25MHz	2.21	10	0.001

## Schematic Example

Figure 5 (next page) is an ICS813253 application example schematic. The schematic focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set. X1 load capacitor values are generic, C1 and C2 are determined when the VCXO center frequency is tuned at initial board bring up.

The Clk/nClk inputs are provided by a 3.3V LVPECL driver and depicted with a Y-termination rather than the standard four resistor  $V_{CC}$ -2V Thevinin termination for reasons of minimum termination power and layout simplicity. Other examples of PECL terminations are reviewed in the IDT application note "Termination - LVPECL".

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS813253 provides separate power supply pins to isolate any high switching noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. The 0.1 $\mu$ F capacitors in each power pin filter must be placed on the device side. If space is limited, the other components can be on the opposite side of the PCB. Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices.

The  $V_{CC}$  and  $V_{CCO}$  filters start to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.






Figure 5. ICS813253 Schematic Example

## Power Considerations

This section provides information on power dissipation and junction temperature for the ICS813253. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the ICS813253 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CCO} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> =  $V_{CCO\_MAX} * I_{EE\_MAX} = 3.465V * 130mA = 450.45mW$
- Power (outputs)<sub>MAX</sub> = **30mW/Loaded Output pair**  
If all outputs are loaded, the total power is  $3 * 30mW = 90mW$

**Total Power**<sub>MAX</sub> (3.465V, with all outputs switching) =  $450.45mW + 90mW = 540.45mW$

### 2. Junction Temperature.

Junction temperature,  $T_j$ , is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature,  $T_j$ , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for  $T_j$  is as follows:  $T_j = \theta_{JA} * Pd\_total + T_A$

$T_j$  = Junction Temperature

$\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

$Pd\_total$  = Total Device Power Dissipation (example calculation is in section 1 above)

$T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 82.3°C/W per Table 6 below.

Therefore,  $T_j$  for an ambient temperature of 70°C with all outputs switching is:

$$70^\circ\text{C} + 0.540\text{W} * 82.3^\circ\text{C/W} = 114.4^\circ\text{C}. \text{ This is well below the limit of } 125^\circ\text{C}.$$

This calculation is only an example.  $T_j$  will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).


**Table 6. Thermal Resistance  $\theta_{JA}$  for 24 Lead TSSOP, Forced Convection**

$\theta_{JA}$ by Velocity			
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	82.3°C/W	78.0°C/W	75.95°C/W

### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pairs.

LVPECL output driver circuit and termination are shown in *Figure 6*.



**Figure 6. LVPECL Driver Circuit and Termination**

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of  $V_{CCO} - 2V$ .

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} - 0.9V$   
( $V_{CC\_MAX} - V_{OH\_MAX}$ ) = **0.9V**
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CCO\_MAX} - 1.7V$   
( $V_{CC\_MAX} - V_{OL\_MAX}$ ) = **1.7V**

$Pd\_H$  is power dissipation when the output drives high.

$Pd\_L$  is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CCO\_MAX} - 2V))/R_L] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = \mathbf{19.8mW}$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CCO\_MAX} - 2V))/R_L] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = \mathbf{10.2mW}$$

Total Power Dissipation per output pair =  $Pd\_H + Pd\_L = \mathbf{30mW}$

## Reliability Information

Table 7.  $\theta_{JA}$  vs. Air Flow Table for a 24 Lead TSSOP

$\theta_{JA}$ vs. Air Flow			
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	82.3°C/W	78.0°C/W	75.95°C/W

## Transistor Count

The transistor count for ICS813253 is: 2915

## Package Outline and Package Dimensions

Package Outline - G Suffix for 24 Lead TSSOP




Table 8. Package Dimensions

All Dimensions in Millimeters		
Symbol	Minimum	Maximum
N	24	
A		1.20
A1	0.5	0.15
A2	0.80	1.05
b	0.19	0.30
c	0.09	0.20
D	7.70	7.90
E	6.40 Basic	
E1	4.30	4.50
e	0.65 Basic	
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153

## Ordering Information

**Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
813253BGLF	ICS813253BGLF	"Lead-Free" 24 Lead TSSOP	Tube	0°C to 70°C
813253BGLFT	ICS813253BGLF	"Lead-Free" 24 Lead TSSOP	Tape & Reel	0°C to 70°C

## Revision History Sheet

Rev	Table	Page	Description of Change	Date
A	T5A, T5B T9	6, 7 21	AC Characteristics; Test Conditions; Output Dividers = $\div 2$ , $\div 4$ , $\div 5$ , $\div 25$ . Removed quantity from Tape and Reel.	1/22/13
A		15	VCXO-PLL Loop Bandwidth Selection Table - corrected typo in the Bandwidth column from 400kHz (High) to 400Hz (High).	3/12/13
A		16, 17	Replaced schematic, 8pF crystal changed to 10pF.	7/16/13
A		1  23	Product Discontinuation Notice - Last Time Buy Expires April 25, 2015 PDN# CQ-14-03 Features Section - Added replacement devices Updated contact email address	5/9/14

## We've Got Your Timing Solution



6024 Silver Creek Valley Road  
San Jose, California 95138

### Sales

800-345-7015 (inside USA)  
+408-284-8200 (outside USA)  
Fax: 408-284-2775  
[www.IDT.com/go/contactIDT](http://www.IDT.com/go/contactIDT)

### Technical Support

[Clocks@idt.com](mailto:Clocks@idt.com)  
+480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2014. All rights reserved.