



# STK14C68

## CMOS nvSRAM

### High Performance

### 8K x 8 Nonvolatile Static RAM

2

#### FEATURES


- 25, 30, 35 and 45ns Access Times
- 12, 15, 20 and 25ns Output Enable Access
- Unlimited Read and Write to SRAM
- Hardware *STORE* Initiation
- Automatic *STORE* Timing
- $10^4$  or  $10^5$  *STORE* cycles to EEPROM
- 10 year data retention in EEPROM
- Automatic *RECALL* on Power Up
- Hardware *RECALL* Initiation
- Unlimited *RECALL* cycles from EEPROM
- Single  $5V \pm 10\%$  Operation
- Commercial and Industrial Temperatures
- Available in multiple standard packages
- Chip Select and Chip Enable Pins

#### DESCRIPTION


The Simtek STK14C68 is a fast static RAM (25, 30, 35, and 45ns), with a nonvolatile electrically-erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data may easily be transferred from the SRAM to the EEPROM (*STORE*), or from the EEPROM to the SRAM (*RECALL*) using the NE pin. It combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

The STK14C68 features industry standard pinout for nonvolatile RAMs in a 28-pin 300 mil ceramic or plastic DIP, a 28-pin 600 mil plastic DIP, a 28-pin SOIC and 28-pad LCC packages.

#### LOGIC BLOCK DIAGRAM



#### PIN CONFIGURATIONS



28 - 300 C-DIP    28 - 600 P-DIP  
28 - 300 P-DIP    28 - 350 SOIC

#### PIN NAMES

Pin Name	Function
$A_0 - A_{12}$	Address Inputs
W	Write Enable
$DQ_0 - DQ_7$	Data In/Out
E	Chip Enable
$\bar{O}E$	Output Enable
NE	Nonvolatile Enable
S	Chip Select
$V_{CC}$	Power (+5V)
$V_{SS}$	Ground

### ABSOLUTE MAXIMUM RATINGS<sup>a</sup>

Voltage on typical input relative to V <sub>SS</sub> .....	-0.6V to 7.0V
Voltage on DQ <sub>0,7</sub> and $\bar{G}$ .....	-0.5V to (V <sub>CC</sub> +0.5V)
Temperature under bias.....	-55°C to 125°C
Storage temperature.....	-65°C to 150°C
Power dissipation.....	1W
DC output current.....	15mA

(One output at a time, one second duration)

**Note a:** Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC CHARACTERISTICS

(V<sub>CC</sub> = 5.0V ± 10%)

SYMBOL	PARAMETER	COMMERCIAL		INDUSTRIAL		UNITS	NOTES
		MIN	MAX	MIN	MAX		
I <sub>CC1</sub> <sup>b</sup>	Average V <sub>CC</sub> Current		85		95	mA	t <sub>AVAV</sub> = 25ns
			80		85	mA	t <sub>AVAV</sub> = 30ns
			75		80	mA	t <sub>AVAV</sub> = 35ns
			65		75	mA	t <sub>AVAV</sub> = 45ns
I <sub>CC2</sub> <sup>d</sup>	Average V <sub>CC</sub> Current during STORE cycle		50		50	mA	$\bar{E} \geq (V_{CC} - 0.2V)$ or $S \leq (V_{SS} + 0.2V)$ all others V <sub>IN</sub> ≤ 0.2V or ≥ (V <sub>CC</sub> - 0.2V)
I <sub>SB1</sub> <sup>c</sup>	Average V <sub>CC</sub> Current (Standby, Cycling TTL Input Levels)		30		34	mA	t <sub>AVAV</sub> = 25ns
			27		30	mA	t <sub>AVAV</sub> = 30ns
			23		27	mA	t <sub>AVAV</sub> = 35ns
			20		23	mA	t <sub>AVAV</sub> = 45ns
							$\bar{E} \geq V_{IH}$ or $S < V_{IL}$ ; all others cycling
I <sub>SB2</sub> <sup>c</sup>	Average V <sub>CC</sub> Current (Standby, Stable CMOS Input Levels)		1		1	mA	$\bar{E} \geq (V_{CC} - 0.2V)$ or $S \leq (V_{SS} + 0.2V)$ all others V <sub>IN</sub> ≤ 0.2V or ≥ (V <sub>CC</sub> - 0.2V)
I <sub>ILK</sub>	Input Leakage Current (Any Input)		±1		±1	µA	V <sub>CC</sub> = max V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>
I <sub>OLK</sub>	Off State Output Leakage Current		±5		±5	µA	V <sub>CC</sub> = max V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>
V <sub>IH</sub>	Input Logic "1" Voltage	2.2	V <sub>CC</sub> +5	2.2	V <sub>CC</sub> +5	V	All Inputs
V <sub>IL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> -5	0.8	V <sub>SS</sub> -5	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		V	I <sub>OUT</sub> = -4mA
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 8mA
T <sub>A</sub>	Operating Temperature	0	70	-40	85	°C	

Note b: I<sub>CC1</sub> is dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: Bringing  $\bar{E} \geq V_{IH}$  or  $S \leq V_{IL}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note d: I<sub>CC2</sub> is the average current required for the duration of the store cycle (t<sub>STORE</sub>) after the sequence (t<sub>WC</sub>) that initiates the cycle.

### AC TEST CONDITIONS

Input Pulse Levels.....	V <sub>SS</sub> to 3V
Input Rise and Fall Times.....	≤ 5ns
Input and Output Timing Reference Levels.....	1.5V
Output Load.....	See Figure 1

### CAPACITANCE (T<sub>A</sub>=25°C, f=1.0MHz)<sup>e</sup>

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C <sub>IN</sub>	Input Capacitance	5	pF	ΔV = 0 to 3V
C <sub>OUT</sub>	Output Capacitance	7	pF	ΔV = 0 to 3V

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

READ CYCLES #1 & #2

(V<sub>CC</sub> = 5.0V ± 10%)

NO.	SYMBOLS		PARAMETER	STK14C68-25		STK14C68-30		STK14C68-35		STK14C68-45		UNITS
	#1, #2	Ail		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	t <sub>ELQV</sub> <sup>g</sup> , t <sub>SHQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		30		35		45	ns
2	t <sub>AVAVR</sub> <sup>g</sup>	t <sub>RC</sub>	Read Cycle Time	25		30		35		45		ns
3	t <sub>AVQV</sub> <sup>h</sup>	t <sub>AA</sub>	Address Access time		25		30		35		45	ns
4	t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		12		15		20		25	ns
5	t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold After Address Change	5		5		5		5		ns
6	t <sub>ELQX</sub> <sup>g</sup> , t <sub>SHQX</sub>	t <sub>LZ</sub>	Chip Enable to Output Active	5		5		5		5		ns
7	t <sub>EHQZ</sub> <sup>i</sup> , t <sub>SLOZ</sub> <sup>i</sup>	t <sub>HZ</sub>	Chip Disable to Output Inactive		13		15		17		20	ns
8	t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		0		ns
9	t <sub>GHQZ</sub> <sup>i</sup>	t <sub>OHZ</sub>	Output Disable to Output Inactive		13		15		17		20	ns
10	t <sub>ELICCH</sub> <sup>e</sup> , t <sub>SHICCH</sub> <sup>e</sup>	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		0		ns
11	t <sub>EHICCL</sub> <sup>e</sup> , t <sub>SLICCL</sub> <sup>e</sup>	t <sub>PS</sub>	Chip Disable to Power Standby		25		25		25		25	ns
11A	t <sub>WHQV</sub>	t <sub>WR</sub>	Write Recovery Time		30		35		45		55	ns



Note c: Bringing  $\bar{E}$  high or S low will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note e: Parameter guaranteed but not tested.


Note f:  $\bar{NE}$  must be high during entire cycle.

Note g: For READ CYCLE #1 and #2, W and  $\bar{NE}$  must be high for entire cycle.


Note h: Device is continuously selected with  $\bar{E}$  low, S high, and  $\bar{G}$  low.

Note i: Measured ± 200mV from steady state output voltage.

READ CYCLE #1 f,g,h



READ CYCLE #2 f,g



WRITE CYCLES #1 & #2

(V<sub>CC</sub> = 5.0V ± 10%)

NO.	SYMBOLS			PARAMETER	STK14C68-25		STK14C68-30		STK14C68-35		STK14C68-45		UNITS
	#1	#2	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
12	t <sub>AVAW</sub>	t <sub>AVAW</sub>	t <sub>WC</sub>	Write Cycle Time	25		30		35		45		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub> , t <sub>WLSL</sub>	t <sub>WP</sub>	Write Pulse Width	20		25		30		35		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub> , t <sub>SHSL</sub>	t <sub>CW</sub>	Chip Enable to End of Write	20		25		30		35		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub> , t <sub>DVSL</sub>	t <sub>DW</sub>	Data Set-up to End of Write	12		15		15		20		ns
16	t <sub>WHDX</sub>	t <sub>EHDx</sub> , t <sub>SLDx</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub> , t <sub>AVSL</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		25		30		35		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub> , t <sub>AVSH</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub> , t <sub>SLAX</sub>	t <sub>WR</sub>	Address Hold After End of Write	0		0		0		0		ns
20	t <sub>AVAW</sub>	t <sub>AVAW</sub>	t <sub>WC</sub>	Write Cycle Time	45		45		45		45		ns
21	t <sub>WLWH</sub>	t <sub>WLEH</sub> , t <sub>WLSL</sub>	t <sub>WP</sub>	Write Pulse Width	35		35		35		35		ns
22	t <sub>WLOZ</sub> <sup>1/m</sup>		t <sub>WZ</sub>	Write Enable to Output Disable		35		35		35		35	ns
23	t <sub>WHOX</sub>		t <sub>OW</sub>	Output Active After End of Write	5		5		5		5		ns

Note f:  $\bar{N}\bar{E}$  must be high during entire cycle.


Note k: E or W must be high, or S must be low, during address transitions.

Note m: If W is low when either  $\bar{E}$  goes low or S goes high, the outputs remain in the high impedance state.


Note l: Measured ± 200mV from steady state output voltage.

Note l: Spec numbers 12 to 15 & 17 apply when G is high during the write cycle. These specifications are changes from previous data sheets and are effective 1/1/94.

WRITE CYCLE #1: W CONTROLLED f,k,l



WRITE CYCLE #2:  $\bar{E}$ , S CONTROLLED f,k,l



# NONVOLATILE MEMORY OPERATION

## MODE SELECTION

S	E	W	G	NE	MODE	POWER
L	X	X	X	X	Not Selected	Standby
X	H	X	X	X	Not Selected	Standby
H	L	H	L	H	Read RAM	Active
H	L	L	X	H	Write RAM	Active
H	L	H	L	L	Nonvolatile <i>RECALL</i> <sup>1</sup>	Active
H	L	L	H	L	Nonvolatile <i>STORE</i>	$I_{CC2}$
H	L	L	L	L	No operation	Active
H	L	H	H	X		



## STORE CYCLES #1 & #2

( $V_{CC} = 5.0V \pm 10\%$ )

NO.	SYMBOLS			PARAMETER	MIN	MAX	UNITS
	#1	#2	AIL				
24	$t_{WLOX}^p$	$t_{ELQXS} \cdot t_{SHQXS}$	$t_{STORE}$	STORE Cycle Time		10	ms
25	$t_{WLNH}^q$	$t_{ELNHS} \cdot t_{SHNHS}$	$t_{WC}$	STORE Initiation Cycle Time	25		ns
26	$t_{GHNL}$			Output Disable Set-up to $\overline{NE}$ Fall	5		ns
27		$t_{GHEL} \cdot t_{GHSH}$		Output Disable Set-up to $\overline{E}$ Fall, S rise	5		ns
28	$t_{NLWL}$	$t_{NLEL} \cdot t_{NLSH}$		$\overline{NE}$ Set-up	5		ns
29	$t_{ELWL} \cdot t_{SHWL}$			Chip Enable Set-up	5		ns
30		$t_{WLEL} \cdot t_{WLSH}$		Write Enable Set-up	5		ns


Note n: An automatic *RECALL* also takes place at power up, starting when  $V_{CC}$  exceeds 4.1V, and taking  $t_{RECALL}$  from the time at which  $V_{CC}$  exceeds 4.5V.  $V_{CC}$  must not drop below 4.1V once it has exceeded it for the *RECALL* to function properly.

Note o: If E is low and S is high for any period of time in which W is high while G and NE are low, then a *RECALL* cycle may be initiated.


Note p: Measured with W and NE both returned high, and G returned low. Note that *STORE* cycles are inhibited/aborted by  $V_{CC} < 4.1V$  (*STORE* inhibit).

Note q: Once  $t_{WC}$  has been satisfied by NE, G, W, S and E, the *STORE* cycle is completed automatically. Any of  $\overline{NE}$ ,  $\overline{G}$ ,  $\overline{W}$ , S or  $\overline{E}$  may be used to terminate the *STORE* initiation cycle.

### STORE CYCLE #1: W CONTROLLED<sup>o</sup>



### STORE CYCLE #2: E or S CONTROLLED<sup>o</sup>



RECALL CYCLES #1, #2 & #3

(V<sub>CC</sub> = 5.0V ± 10%)


NO.	SYMBOLS			PARAMETER	MIN	MAX	UNITS
	#1	#2	#3				
31	t <sub>NLQX</sub>	t <sub>ELQXR</sub> , t <sub>SHQXR</sub>	t <sub>GLQXR</sub>	RECALL Cycle Time		25	μs
32	t <sub>NLNH</sub>	t <sub>ELNHR</sub> , t <sub>SHNHR</sub>	t <sub>GLNH</sub>	RECALL Initiation Cycle Time	25		ns
33		t <sub>NLEL</sub> , t <sub>NLSH</sub>	t <sub>NLGL</sub>	NE Set-up	0		ns
34	t <sub>GLNL</sub>	t <sub>GLEL</sub> , t <sub>GLSH</sub>		Output Enable Set-up	0		ns
35	t <sub>WHNL</sub>	t <sub>WHEL</sub> , t <sub>WHSH</sub>	t <sub>WHGL</sub>	Write Enable Set-up	5		ns
36	t <sub>ELNL</sub> , t <sub>SHNL</sub>		t <sub>ELGL</sub> , t <sub>SHGL</sub>	Chip Enable Set-up	0		ns

Note r: Measured with S, W and NE high, and G and E low.


Note s: Once t<sub>NLNH</sub> has been satisfied by NE, G, W, S and E, the RECALL cycle is completed automatically. Any of NE, G, S or E may be used to terminate the RECALL initiation cycle.

Note t: If W is low at any point in which both E and NE are low and G and S are high, then a STORE cycle will be initiated instead of a RECALL.


RECALL CYCLE #1: NE CONTROLLED<sup>o</sup>



RECALL CYCLE #2: E, S CONTROLLED<sup>o</sup>



RECALL CYCLE #3: G CONTROLLED<sup>o,t</sup>



## DEVICE OPERATION

The STK14C68 has two modes of operation: SRAM mode and nonvolatile mode, determined by the state of the  $\overline{NE}$  pin. When in SRAM mode, the memory operates as an ordinary static RAM. While in nonvolatile mode, data is transferred in parallel from SRAM to EEPROM or from EEPROM to SRAM.

### SRAM READ

The STK14C68 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are LOW and S,  $\overline{NE}$  and  $\overline{W}$  are HIGH. The address specified on pins  $A_{0-12}$  determines which of the 8192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{AVQV}$  (READ CYCLE #1). If the READ is initiated by S,  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at  $t_{SHQV}$ ,  $t_{ELQV}$  or  $t_{GLQV}$  whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the  $t_{AVQV}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought HIGH or S,  $\overline{W}$  or  $\overline{NE}$  is brought LOW.

### SRAM WRITE

A write cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are LOW and  $\overline{NE}$  and S are HIGH. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  go HIGH or S goes low at the end of the cycle. The data on pins  $DQ_{0-7}$  will be written into the memory if it is valid  $t_{DVWH}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{DVEH}$  ( $t_{DVSL}$ ) before the end of an  $\overline{E}$  (S) controlled WRITE.

It is recommended that  $\overline{G}$  be kept HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{G}$  is left LOW, internal circuitry will turn off the output buffers  $t_{WLQZ}$  after  $\overline{W}$  goes LOW.

### NONVOLATILE STORE

A STORE cycle is performed when  $\overline{NE}$ ,  $\overline{E}$  and  $\overline{W}$  are LOW and  $\overline{G}$  and S are HIGH. While any sequence to achieve this state will initiate a STORE, only  $\overline{W}$  initiation (STORE CYCLE #1) and  $\overline{E}$  (or S) initiation (STORE CYCLE #2) are practical without risking an unintentional SRAM WRITE that would disturb SRAM data. During a STORE cycle, previous nonvolatile data is erased and the SRAM contents are then programmed into nonvolatile elements. Once a STORE cycle is initiated, further

input and output are disabled and the  $DQ_{0-7}$  pins are tri-stated until the cycle is completed.

If  $\overline{E}$  and  $\overline{G}$  are LOW and S,  $\overline{W}$  and  $\overline{NE}$  are HIGH at the end of the cycle, a READ will be performed and the outputs will go active, signaling the end of the STORE.

### HARDWARE PROTECT

The STK14C68 offers two levels of protection to suppress inadvertent STORE cycles. If the control signals ( $\overline{E}$ , S,  $\overline{G}$ ,  $\overline{W}$ , and  $\overline{NE}$ ) remain in the STORE condition at the end of a STORE cycle, a second STORE cycle will not be started. The STORE (or RECALL) will be initiated only after a transition on any one of these signals to the required state. In addition to multi-trigger protection, the STK14C68 offers hardware protection through  $V_{CC}$  Sense. A STORE cycle will not be initiated, and one in progress will discontinue if  $V_{CC}$  goes below 4.1V. 4.1V is a typical, characterized value.

### NONVOLATILE RECALL

A RECALL cycle is performed when  $\overline{E}$ ,  $\overline{G}$ , and  $\overline{NE}$  are LOW and S and  $\overline{W}$  are HIGH. Like the STORE cycle, RECALL is initiated when the last of the five clock signals goes to the RECALL state. Once initiated, the RECALL cycle will take  $t_{NLQX}$  to complete, during which all inputs are ignored. When the RECALL completes, any READ or WRITE state on the input pins will take effect.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL operation in no way alters the data in the nonvolatile cells. The nonvolatile data can be recalled an unlimited number of times.

Like the STORE cycle, a transition must occur on some control pin to cause a recall, preventing inadvertent multi-triggering. On power-up, once  $V_{CC}$  exceeds the  $V_{CC}$  sense voltage of 4.1V, a RECALL cycle is automatically initiated. The voltage on the  $V_{CC}$  pin must not drop below 4.1V once it has risen above it in order for the RECALL to operate properly. Due to this automatic RECALL, SRAM operation cannot commence until  $t_{NLQX}$  after  $V_{CC}$  exceeds 4.1V. 4.1V is a typical, characterized value.

# ORDERING INFORMATION

STK14C68 - 5 C 30 I

Temperature Range

blank = Commercial (0 to 70 degrees C)  
I = Industrial (- 40 to 85 degrees C)

Access Time

25 = 25ns  
30 = 30ns  
35 = 35ns  
45 = 45ns

Package

C = Ceramic 28 pin 300 mil DIP  
P = Plastic 28 pin 300 mil DIP  
L = Ceramic 28 pad LCC  
S = Plastic 28 pin SOIC

Retention / Endurance

blank = 10 years / 10,000 cycles  
5 = 10 years / 100,000 cycles