



Integrated Device Technology, Inc.

HIGH-SPEED CMOS NON-INVERTING BUFFER TRANSCEIVER

IDT54AHCT645


FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 8ns typical data to output delay
- $I_{OL} = 14\text{mA}$ over full military temperature range
- CMOS power levels ($5\mu\text{W}$ typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ($5\mu\text{A}$ max.)
- Non-inverting buffer transceiver
- JEDEC standard pinout for DIP and LCC
- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The IDT54AHCT645 are 8-bit non-inverting buffer transceivers built using advanced CEMOS™, a dual metal CMOS technology. These non-inverting buffer transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending upon the $1/74\text{level}$ at the direction control (T/\bar{R}) input. The enable input (\overline{OE}) can be used to disable the device so the buses are effectively isolated.

PIN CONFIGURATIONS




DIP/CERPACK
TOP VIEW



LCC
TOP VIEW

FUNCTIONAL BLOCK DIAGRAM



10

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY TEMPERATURE RANGE

DECEMBER 1987

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SYMBOL	RATING	VALUE	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-65 to +135	°C
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	0.5	W
I _{OUT}	DC Output Current	120	mA

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER ⁽¹⁾	CONDITIONS	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

NOTE:

- This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

T_A = -55°C to +125°C

V_{CC} = 5.0V ± 10%

V_{LC} = 0.2V

V_{HC} = V_{CC} - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN.	TYP. ⁽²⁾	MAX.	UNIT
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	-	-	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level	-	-	0.8	V
I _{IH}	Input HIGH Current (Except I/O Pins)	V _{CC} = Max., V _{IN} = V _{CC}	-	-	5	µA
I _{IL}	Input LOW Current (Except I/O Pins)	V _{CC} = Max., V _{IN} = GND	-	-	-5	µA
I _{IH}	Input HIGH Current (I/O Pins)	V _{CC} = Max., V _I = V _{CC}	-	-	15	µA
I _{IL}	Input LOW Current (I/O Pins)	V _{CC} = Max., V _I = GND	-	-	-15	µA
I _{SC}	Short Circuit Current	V _{CC} = Max. ⁽³⁾	-60	-100	-	mA
V _{OH}	Output HIGH Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OH} = -32µA	V _{HC}	V _{CC}	-	V
		V _{CC} = Min., V _{IN} = V _{IH} or V _{IL} , I _{OH} = -150µA	V _{HC}	V _{CC}	-	
V _{OL}	Output LOW Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OL} = 300µA	-	GND	V _{LC}	V
		V _{CC} = Min., V _{IN} = V _{IH} or V _{IL} , I _{OL} = 14mA	-	GND	V _{LC}	

NOTES:

- For conditions shown as max. or min. use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

$V_{LC} = 0.2V$; $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾		MIN.	TYP. ⁽²⁾	MAX.	UNIT
I_{CCQ}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}$; $V_{IN} \leq V_{LC}$ $f_i = 0$		—	0.001	1.5	mA
I_{CCT}	Power Supply Current Per TTL Input HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V$ ⁽³⁾		—	0.5	2.0	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁵⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = \text{GND}$ $T/R = \text{GND or } V_{CC}$ One Input Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	—	0.15	0.25	mA/MHz
I_{CC}	Total Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_i = 1.0\text{MHz}$, 50% Duty Cycle $\overline{OE} = \text{GND}$ One Bit Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (AHCT)	—	0.15	1.8	mA
			$V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	—	0.4	2.8	
		$V_{CC} = \text{Max.}$ Outputs Open $f_i = 250\text{kHz}$ 50% Duty Cycle $\overline{OE} = \text{GND}$ Eight Bits Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (AHCT) ⁽⁶⁾	—	0.3	2.0	
			$V_{IN} = 3.4V$ ⁽⁶⁾ or $V_{IN} = \text{GND}$	—	2.3	10.0	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient and maximum loading.
- Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
- $I_{CC} = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_{CC} = I_{CCQ} + I_{CCT} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_I)$
 I_{CCQ} = Quiescent Current
 I_{CCT} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)
 D_H = Duty Cycle for TTL inputs High
 N_T = Number of TTL inputs at D_H
 I_{CCD} = Dynamic Current caused by an input Transition pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_I = Number of inputs at f_i
 All currents are in milliamps and all frequencies are in megahertz.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

10

DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
\overline{OE}	Output Enable Input (Active LOW)
T/ \overline{R}	Transmit/Receive Input
A ₀ -A ₇	Side A Inputs or 3-State Outputs
B ₀ -B ₇	Side B Inputs or 3-State Outputs

FUNCTION TABLE

INPUTS		OPERATION
\overline{OE}	T/ \overline{R}	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	Isolation


SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION ⁽¹⁾	TYP.	MIN. ⁽²⁾	MAX.	UNIT
t _{PLH} t _{PHL}	Propagation Delay A to B B to A	C _L = 50pF R _L = 500Ω	8.0	1.5	15.0	ns
t _{ZH} t _{ZL}	Output Enable Time		15.0	1.5	25.0	ns
t _{HZ} t _{LZ}	Output Disable Time		11.0	1.5	18.0	ns
t _{PLH} t _{PHL}	Propagation Delay T/ \overline{R} to A or B ⁽³⁾		15.0	—	—	ns

NOTES:

1. See test circuit and waveform.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.


ORDERING INFORMATION



COMMON WAVEFORM-LOGIC

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR THREE-STATE OUTPUTS



SWITCH POSITION


TEST	SWITCH
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open

DEFINITIONS


C_L = Load capacitance: includes jig and probe capacitance

R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator

SET-UP, HOLD, AND RELEASE TIMES




PULSE WIDTH




10

PROPAGATION DELAY



ENABLE AND DISABLE TIMES



NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; $Z_o \leq 50\Omega$; $t_f \leq 2.5$ ns; $t_r \leq 2.5$ ns